$\mathbf{NAT9914}^{^{\mathrm{TM}}}$ Reference Manual

June 1995 Edition
Part Number 320775-01

National Instruments Corporate Headquarters

6504 Bridge Point Parkway Austin, TX 78730-5039 (512) 794-0100

Technical support fax: (800) 328-2203

(512) 794-5678

Branch Offices:

Australia 03 9 879 9422, Austria 0662 45 79 90 0, Belgium 02 757 00 20, Canada (Ontario) 519 622 9310, Canada (Québec) 514 694 8521, Denmark 45 76 26 00, Finland 90 527 2321, France 1 48 14 24 24, Germany 089 741 31 30, Hong Kong 2645 3186, Italy 02 48301892, Japan 03 5472 2970, Korea 02 596 7456, Mexico 5 202 2544, Netherlands 03480 33466, Norway 32 84 84 00, Singapore 2265886, Spain 91 640 0085, Sweden 08 730 49 70, Switzerland 056 20 51 51, Taiwan 02 377 1200, U.K. 01635 523545

Limited Warranty

The NAT9914TM integrated circuit ("equipment") is warranted against defects in material and workmanship under normal use and service for a period of one (1) year from the date of shipment from the National Instruments factory. During this period of one year, National Instruments shall at its sole option either repair, replace, or credit the Buyer for defective equipment if: (i) Buyer returns the equipment to National Instruments, FOB the National Instruments factory in Austin, Texas; (ii) Buyer notifies National Instruments promptly upon discovery of any defect in writing, including a detailed description of the defect; and (iii) upon examination of the returned equipment, National Instruments is satisfied that the circuit is defective and that the cause of such defect is not alteration or repair by someone other than National Instruments, neglect, accident, misuse, improper installation, or use contrary to any instructions issued by National Instruments.

A Return Material Authorization (RMA) number must be obtained from the factory and clearly marked on the outside of the package before any equipment will be accepted for warranty work. Prior to issuance of an RMA by National Instruments, Buyer shall allow National Instruments the opportunity to inspect the equipment on-site at Buyer's facility.

This warranty expires one year from date of original shipment regardless of any warranty performance during that warranty period. The warranty provided herein is Buyer's sole and exclusive remedy for nonconformity of the equipment or for breach of any warranty. THE ABOVE IS IN LIEU OF ALL OTHER WARRANTIES EXPRESSED OR IMPLIED. NATIONAL INSTRUMENTS SPECIFICALLY DISCLAIMS THE IMPLIED WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR A PARTICULAR PURPOSE. BUYER'S RIGHT TO RECOVER DAMAGES CAUSED BY FAULT OR NEGLIGENCE ON THE PART OF NATIONAL INSTRUMENTS SHALL BE LIMITED TO THE AMOUNT THERETOFORE PAID BY THE BUYER. NATIONAL INSTRUMENTS WILL NOT BE LIABLE FOR DAMAGES RESULTING FROM LOSS OF DATA, PROFITS, USE OF PRODUCTS, OR INCIDENTAL OR CONSEQUENTIAL DAMAGES, EVEN IF ADVISED OF THE POSSIBILITY THEREOF. This limitation of the liability of National Instruments will apply regardless of the form of action, whether in contract or tort, including negligence. National Instruments recommends against the use of its products as critical components in any life support devices or systems whose failure to perform can reasonably be expected to cause significant injury to a human. Buyer assumes all risk for such application and agrees to indemnify National Instruments for all damages which may be incurred due to use of the National Instruments standard devices in medical or life support applications. Any action against National Instruments must be brought within one year after the cause of action accrues.

National Instruments believes that the information in this manual is accurate. The document has been carefully reviewed for technical accuracy. In the event that technical or typographical errors exist, National Instruments reserves the right to make changes to subsequent editions of this document without prior notice to holders of this edition. The reader should consult National Instruments if errors are suspected. In no event shall National Instruments be liable for any damages arising out of or related to this document or the information contained in it.

Copyright

Under the copyright laws, this publication may not be reproduced or transmitted in any form, electronic or mechanical, including photocopying, recording, storing in an information retrieval system, or translating, in whole or in part, without the prior written consent of National Instruments Corporation.

Trademarks

NAT9914 TM is a trademark of National Instruments Corporation.

Product and company names listed are trademarks or trade names of their respective companies.

WARNING REGARDING MEDICAL AND CLINICAL USE OF NATIONAL INSTRUMENTS PRODUCTS

National Instruments products are not designed with components and testing intended to ensure a level of reliability suitable for use in treatment and diagnosis of humans. Applications of National Instruments products involving medical or clinical treatment can create a potential for accidental injury caused by product failure, or by errors on the part of the user or application designer. Any use or application of National Instruments products for or involving medical or clinical treatment must be performed by properly trained and qualified medical personnel, and all traditional medical safeguards, equipment, and procedures that are appropriate in the particular situation to prevent serious injury or death should always continue to be used when National Instruments products are being used. National Instruments products are NOT intended to be a substitute for any form of established process, procedure, or equipment used to monitor or safeguard human health and safety in medical or clinical treatment.

Contents

About This Manual	xiii
Organization of This Manual	xiii
Conventions Used in This Manual	
Related Documentation	
Customer Communication	
Chapter 1	
Introduction and General Description	1-1
IEEE 488 Capabilities	
CPU Interface Capabilities	
Typical System Interface	
Chapter 2	
Chapter 2	2.1
NAT9914 Architecture	
NAT9914 Modes	
Changing the NAT9914 Mode	2-3
Chapter 3	
9914-Mode Interface Registers	3-1
9914 Register Map	
The Page-In Condition	
Hidden Registers	
Accessory Read Register Map	
Register Bit Descriptions	
Accessory Register A (ACCRA)	
Accessory Register B (ACCRB)	
Accessory Register E (ACCRE)	
Accessory Register F (ACCRF)	
Accessory Register I (ACCRI)	
Address Register (ADR)	
Address Status Register (ADSR)	
Auxiliary Command Register (AUXCR)	3-15
Bus Control Register (BCR)/Bus Status Register (BSR)	
Command/Data Out Register (CDOR)	
Command Pass Through Register (CPTR)	
Data In Register (DIR)	
End-of-String Register (EOSR)	
Internal Count Register (ICR)	
Interrupt Mask Register 0 (IMR0)	
Interrupt Status Register 0 (ISR0)	
Interrupt Mask Register 1 (IMR1)	
Interrupt Status Register 1 (ISR1)	

Contents

Iı	nterrupt Mask Register 2 (IMR2)	3-44
I ₁	nterrupt Status Register 2 (ISR2)	3-44
	arallel Poll Register (PPR)	
	erial Poll Mode Register (SPMR)	
	erial Poll Status Register (SPSR)	
	č , , ,	
Chapter 4		
7210-Mode Into	erface Registers	4-1
	ster Map	
	In State	
	Iow to Page-In	
	gisters	
	Address Register Map	
	Auxiliary Mode Register Map	
	it Descriptions	
	Address Mode Register (ADMR)	
	Address Register (ADR)	
	Address Register 0 (ADR0)	
	Address Register 1 (ADR1)	
	Address Status Register (ADSR)	
A	Luxiliary Mode Register (AUXMR)	4-13
	Luxiliary Register A (AUXRA)	
	Auxiliary Register B (AUXRB)	
	Luxiliary Register E (AUXRE)	
	Auxiliary Register F (AUXRF)	
	Luxiliary Register G (AUXRG)	
A	Auxiliary Register I (AUXRI)	4-34
	sus Control Register (BCR)/Bus Status Register (BSR)	
	Command/Data Out Register (CDOR)	
	Command Pass Through Register (CPTR)	
	Pata In Register (DIR)	
	nd-of-String Register (EOSR)	
	nternal Count Register (ICR)	
Iı	nternal Count Register 2 (ICR2)	4-43
	nterrupt Mask Register 0 (IMR0)	
	nterrupt Status Register 0 (ISR0)	
	nterrupt Mask Register 1 (IMR1)	
	nterrupt Status Register 1 (ISR1)	
	nterrupt Mask Register 2 (IMR2)	
	nterrupt Status Register 2 (ISR2)	
	arallel Poll Register (PPR)	
S	ource/Acceptor Status Register (SASR)	4-59
	erial Poll Mode Register (SPMR)	
	erial Poll Status Register (SPSR)	
	Version Status Register (VSR)	

Chapter	5
Software	

oftwa	are Considerations	5-1
	Chip Initialization Sequence	
	1. Place the NAT9914 in 9914 Mode	
	2. Make Sure the Local pon Message Is Asserted	
	3. Set the Clock Frequency	5-2
	4. Configure the Chip for GPIB Operation	5-2
	A. Set the GPIB Address(es)	
	B. Write the Initial Serial Poll Response	
	C. Configure the Initial Parallel Response	
	D. Set GPIB Handshake Parameters	
	5. Enable Interrupts	
	6. Clear the Local pon Message	
	GPIB Talker or Listener Considerations	
	GPIB Addressing	
	Logical and Physical Devices	
	Normal and Extended Addressing	5-3
	Implementing One Logical Device: Normal	
	Addressing	5-4
	Implementing One Logical Device: Extended	
	Addressing	5-4
	Implementing Two or More Logical Devices:	
	Normal Addressing	5-5
	Implementing Two or More Logical Devices:	
	Extended Addressing	
	Using the edpa Bit	
	Detecting a GPIB Listener	
	Programmed Implementation of a Talker and Listener	
	Sending GPIB Data Messages	
	Basic Flow	
	Sending EOI or EOS	
	T1 Delay Generation	
	The T1 Delay	
	HSTS Definition	5-8
	IEEE 488.1 Standard Requirements	
	T1 Delay: 9914 Mode	
	T1 Delay: 7210 Mode	
	Using nbaf	5-10
	Receiving GPIB Data Messages	
	Basic Flow	
	Receiving END or EOS	
	Performing an RFD Holdoff on the Last Data Byte	
	Using DMA/The ACCRQ* Pin	
	Disabling ACCRQ* DMA Reads	
	DMA Writes	
	LAVIA WITTEN	3-1/

	Acceptor Handshake (AH) Holdoffs	5-12
	The GPIB rdy Message and RFD Holdoffs	5-12
	Generating the rdy Message	
	Data-Receiving Modes	
	Choosing a Data-Receiving Mode	5-14
	DAC Holdoffs	
	Determining When DAC Holdoffs Occur	5-15
	Device Status Reporting (Polling)	
	Requesting Service	
	Asserting the SRQ Signal	
	IEEE 488.2 Service Requesting	5-10
	TMS9914A-Style Service Requesting	
	Responding to Serial Polls	
	Responding to Parallel Polls	
	Local Configuration	
	Remote Configuration	
	Disabling the Parallel Poll Response	
	Generating Hardware Interrupts	
	Remote/Local State Considerations	
	Device Triggering	
	Device Clearing	
Contro	oller Software Considerations System Controller Considerations	
	Becoming System Controller	6-1
	Other System Controller Capabilities: Setting and	6.2
	Clearing REN Disabling System Controller Capabilities	6.2
	GPIB Controller Considerations	6.2
	Initialization for Controllers	
	Three Basic Controller States	
	Idle Controller States	
	Active Controller State	
	Standby Controller State	
	Determining the Active Basic Controller State	6-4
	Changing Controller States	
	Idle State to Active State: Becoming CIC	6-4
	Active State to Standby State	
	Standby State to Active State	
	Active State to Idle State: Passing Control	
	Sending Remote Multiline Messages (Commands)	
	Polling: Obtaining Status from Devices	
	Conducting Serial Polls	
	Configuring Devices for Parallel Polls	6-7
	Conducting Parallel Polls	6-8
	=	

Chapter 7	
Hardware Considerations	7-1
Pin Descriptions	
GPIB Transceiver Controls	
TE	
CONT*	
GPIB Signal Pins	
GPIB Data Bus Pins	
CPU Register Control Pins	
CE* and CPU Address Bus	
DBIN/WE*	
NAT9914 Data Bus	
DMA Pins	
ACCRQ*	
ACCGR*	
Other Pins	
INT*	
TR	
RESET*	
CLK	
Interfacing to Common GPIB Transceivers	
Common Questions Appendix B	
Introduction to the GPIB	B-1
History of the GPIB	
The IEEE 488.1 Specification	B-2
IEEE 488.2 and SCPI Specifications	
Problems with IEEE 488.1 Compatible Devices	B-2
The IEEE 488.2 Solution	
SCPI Specification	
GPIB Hardware Configuration	
GPIB Signals and Lines	
Data Lines	
Interface Management Lines	
Interface Clear (IFC)	
Attention (ATN)	
Remote Enable (REN)	
End-or-Identify (EOI)	
Service Request (SRQ)	B-1
Handshake Lines	
Not Ready For Data (NRFD)	
Not Data Accepted (NDAC)	
Data Valid (DAV)	
Throa Wira Handshaka Process	D 13

Physical and Electrical Specifications	B-13
Controllers, Talkers, and Listeners	
Controllers	
Talkers and Listeners	B-15
Data and Command Messages	B-17
GPIB Addressing Protocol	B-17
Reading the Multiline Interface Command Messages Table	
Secondary Addressing	B-19
Unaddressing Command Messages	B-19
Termination Methods	
EOS Method	B-20
EOI Method	B-20
Count Method	
Combinations of Termination Methods	B-21
Serial Polling	B-21
Servicing SRQs	B-21
Serial Polling Devices	B-21
Status Byte Model for IEEE 488.1	B-23
ESR and SRE Registers	B-23
Status Byte Model for IEEE 488.2	B-23
Parallel Polling	B-25
Overview of Parallel Polls	
Determining the Value of the PPR Message	B-26
Configuring a Device for Parallel Polls	
Determining the PPE Message	
Physical Representation of the PPR Message	B-27
Clearing and Triggering Devices	B-28
Appendix C	
Standard Commands for Programmable Instruments (SCPI).	C-1
IEEE 488.2 Common Commands Required by SCPI	
SCPI Required Commands	
SCPI Optional Commands	
Programming with SCPI	
Constructing SCPI Commands by Using the Hierarchical	
Command Structure	
Parsing SCPI Commands	
Appendix D	
Multiline Interface Command Messages	D-1
Appendix E	
Mnemonics Key	E-1
Appendix F	
Customer Communication	F-1

Gloss	ary		G-1
Index			I-1
		Figures	
Figure	1-1.	NAT9914 Implementation Block Diagram	1-4
Figure Figure		NAT9914 Block Diagram	
Figure	3-1.	GPIB I/O Hardware Configuration	3-28
Figure	4-1.	GPIB I/O Hardware Configuration	4-37
Figure	6-1.	Basic Controller States	6-3
Figure Figure		CLK Signal Timing Diagram Interfacing the NAT9914 to the 75160 and 75162 Transceivers	
Figure	B-2. B-3. B-4. B-5. B-6. B-7. B-8.	Structure of the GPIB Standards Linear Configuration Star Configuration GPIB Connector and Pin Assignments Three-Wire Handshake Process System Setup Example Events During a Serial Poll IEEE 488.2 Standard Status Structures Example Exchange of Messages During a Parallel Poll	B-5 B-6 B-7 B-12 B-16 B-22 B-24
Figure Figure Figure Figure Figure Figure	C-1. C-2. C-3. C-4.	Partial Command Categories	C-4 C-4 C-5 C-6

Contents

Tables

Table	1-1.	NAT9914 IEEE 488 Interface Capabilities	1-1
Table	3-1.	9914-Mode Interface Registers	3-2
Table	3-2.	Hidden Registers at the ACCR Offset	
Table	3-3.	Auxiliary Command Summary	
Table	3-4.	Auxiliary Command Description	
Table	4-1.	7210-Mode Register Map	4-2
Table	4-2.	Hidden Registers at Offset 6 (ADR)	4-3
Table	4-3.	Hidden Registers at Offset 5 (AUXMR)	
Table	4-4.	Valid ADMR Patterns	
Table	4-5.	Auxiliary Command Summary	4-14
Table	4-6.	Auxiliary Command Description	
Table	4-7.	Clear Conditions for SISB Bit	
Table	5-1.	IEEE 488.1 Minimum T1 Delay Requirements	5-8
Table	5-2.	T1 Delay Settings in 9914 Mode	
Table	5-3.	T1 Delay Settings in 7210 Mode	
Table	5-4.	ACCRQ* Pin Behavior	
Table	5-5.	NAT9914 Data-Receiving Modes	
Table	6-1.	Active Basic Controller State	6-4
Table	B-1.	PPR Message Value	B-26
Table	B-2.	Determining the PPE Message	
Table	C-1.	IEEE 488.2 Common Commands Required by SCPI	
Table	C-2.	SCPI Required Commands	
		• · · · · · · · · · · · · · · · · · · ·	

About This Manual

This manual describes the programmable features of the NAT9914 and contains information that is suitable for programmers and engineers who wish to write software for the NAT9914.

This manual assumes that you are already familiar with general IEEE 488 concepts.

Organization of This Manual

This manual is organized as follows:

- Chapter 1, *Introduction and General Description*, explains the features and capabilities of the NAT9914.
- Chapter 2, NAT9914 Architecture, discusses the internal hardware architecture of the NAT9914.
- Chapter 3, 9914-Mode Interface Registers, contains NAT9914 address maps and detailed descriptions of the NAT9914 interface registers in 9914 mode.
- Chapter 4, 7210-Mode Interface Registers, contains NAT9914 address maps and detailed descriptions of the NAT9914 interface registers in 7210 mode.
- Chapter 5, Software Considerations, explains important NAT9914 programming considerations.
- Chapter 6, Controller Software Considerations, explains important GPIB Controller considerations.
- Chapter 7, *Hardware Considerations*, explains important NAT9914 hardware interfacing considerations, including a description of the pins.
- Appendix A, Common Questions, lists common questions and answers.
- Appendix B, Introduction to the GPIB, discusses the history of the GPIB, GPIB hardware configurations, and serial polling.
- Appendix C, Standard Commands for Programmable Instruments (SCPI), discusses the SCPI document, the required SCPI commands, and SCPI programming.
- Appendix D, Multiline Interface Command Messages, lists the multiline interface messages and describes the mnemonics and messages that correspond to the interface functions.

- Appendix E, Mnemonics Key, defines the mnemonics (abbreviations) that this
 manual uses for functions, remote messages, local messages, states, bits, registers,
 integrated circuits, and system functions.
- Appendix F, Customer Communication, contains forms you can use to request help from National Instruments or to comment on our products and manuals.
- The Glossary contains an alphabetical list and a description of the terms that this
 manual uses, including abbreviations, acronyms, metric prefixes, mnemonics, and
 symbols.
- The *Index* contains an alphabetical list of the key terms and topics that this
 manual uses, and it includes the page number where you can locate each term
 and topic.

Conventions Used in This Manual

This manual uses the following conventions.

italic Italic text denotes emphasis, a cross reference, or an

introduction to a key concept.

bold italic Bold italic text denotes a note, caution, or warning.

monospace Text in this font denotes programming examples.

IEEE 488 and IEEE 488.2 refer to the ANSI/IEEE

IEEE 488.2 Standard 488.1-1987 and ANSI/IEEE Standard 488.2-1992,

respectively, which define the GPIB.

The Glossary lists abbreviations, acronyms, metric prefixes, mnemonics, symbols, and terms.

Related Documentation

The following documents contain information that you may find helpful as you read this manual.

- NAT9914 Data Sheet
- ANSI/IEEE Standard 488.1-1987, IEEE Standard Digital Interface for Programmable Instrumentation
- ANSI/IEEE Standard 488.2-1992, IEEE Standard Codes, Formats, Protocols, and Common Commands

You may obtain the two ANSI/IEEE documents through the Institute of Electrical and Electronics Engineers, 345 East 47th Street, New York, New York 10017.

You may obtain more information about Standard Commands for Programmable Instruments from the SCPI Consortium, 8380 Hercules Drive, Suite P3, La Mesa, CA 91942.

Customer Communication

National Instruments wants to receive your comments on our products and manuals. We are interested in the applications you develop with our products, and we want to help if you have problems with them. To make it easy for you to contact us, this manual contains comment and configuration forms for you to complete. These forms are in Appendix F, *Customer Communication*, at the end of this manual.

Chapter 1 Introduction and General Description

This chapter explains the features and capabilities of the NAT9914.

The NAT9914 is an IEEE 488.2 Controller chip designed to perform all the interface functions defined in the ANSI/IEEE Standard 488.1-1987 and the additional requirements and recommendations of the ANSI/IEEE Standard 488.2-1987. The NAT9914 manages the IEEE 488 interface functions with a set of control and status registers that increase the throughput of driver software and simplify hardware and software design. The NAT9914 performs complete IEEE 488 Talker, Listener, and Controller functions and is software compatible with the NEC μPD7210 and TI TMS9914A chips.

The NAT9914 can be characterized as a bus translator: it converts messages and signals from the CPU into appropriate GPIB messages and signals. In GPIB terminology, the NAT9914 implements GPIB board and device functions to communicate with the central processor and memory. For the computer, the NAT9914 is an interface to the outside world.

IEEE 488 Capabilities

The National Instruments NAT9914 has the features necessary to provide a high-performance IEEE 488 interface. Table 1-1 lists the capabilities of the NAT9914 in terms of the IEEE 488 standard codes.

Capability Code	Description
SH1	Complete Source Handshake Capability
AH1	Complete Acceptor Handshake Capability; DAC and RFD Holdoff on Certain Events
Т5	Complete Talker Capability: • Basic Talker • Serial Poll • Talk-Only Mode • Unaddressed on MLA • Send END or EOS

Table 1-1. NAT9914 IEEE 488 Interface Capabilities

(continues)

Table 1-1. NAT9914 IEEE 488 Interface Capabilities (Continued)

Capability Code	Description
TE5	Complete Extended Talker Capability: Basic Extended Talker Serial Poll Talk-Only Mode Unaddressed on MSA & LPAS Send END or EOS
L3	Complete Listener Capability: Basic Listener Listen-Only Mode Unaddressed on MTA Detect END or EOS
LE3	Complete Extended Listener Capability: Basic Extended Listener Listen-Only Mode Unaddressed on MSA & TPAS Detect END or EOS
SR1	Complete Service Request Capability
RL1	Complete Remote/Local Capability
PP1	Remote Parallel Poll Configuration
PP2	Local Parallel Poll Configuration
DC1	Complete Device Clear Capability
DT1	Complete Device Trigger Capability
C1 through C5	Complete Controller Capability: • System Controller • Send IFC and Take Charge • Send REN • Respond to SRQ • Send Interface Messages • Received Control • Parallel Poll • Take Control Synchronously or Asynchronously
E2	Three-State Drivers (Open-Collector Drivers During Parallel Polls)

The NAT9914 has complete Source and Acceptor Handshake capability. It can operate as a basic Talker or an extended Talker and can respond to a Serial Poll. If you place it in talk-only mode, it is unaddressed to talk when it receives its listen address. The NAT9914 GPIB interface can also operate as a basic Listener or an extended Listener. If you place it in listen-only mode, it is unaddressed to listen when it receives its talk address. The NAT9914 can request service from a Controller.

Device Clear and Trigger capability is included in the interface; the interpretation is software dependent.

Other GPIB features include the following:

- Messages not sent when there are no Listeners
- Automatic detection of EOS and/or New Line (NL) messages
- Programmable data transfer rates (T1 delays as short as 350 ns)
- Automatic processing of IEEE 488 commands and read-undefined commands
- Ability to use several addressing modes:
 - Automatic single dual primary addressing detection
 - Single primary with multiple secondary addressing
 - Multiple primary addressing and multiple secondary addressing

CPU Interface Capabilities

- Software compatible with NEC μPD7210 and TI TMS9914A Controller chips
- DMA interface to the host system
- Flexible interrupt capabilities
- Uses only eight bytes of address space

Typical System Interface

Figure 1-1 shows a block diagram of a typical application that uses the NAT9914 to implement an IEEE 488.2 interface.




Figure 1-1. NAT9914 Implementation Block Diagram

In all applications, the NAT9914 must be connected to the GPIB via IEEE 488 compliant transceivers such as the 75160 and 75162, which are available from National Semiconductor and other vendors.

Chapter 2 NAT9914 Architecture

This chapter discusses the internal hardware architecture of the NAT9914.

The NAT9914 includes the following major components:

- Read/Write Control converts the CPU interface signals to read and write signals for each internal NAT9914 register.
- Internal NAT9914 Registers configure and control the operation of the NAT9914. They transfer data between the NAT9914 and the GPIB, report status information, and set the operating modes. Chapter 3, 9914-Mode Interface Registers, and Chapter 4, 7210-Mode Interface Registers, describe each register in detail.
- Interface Functions implement the interface functions described in the IEEE 488.1 standard. Some internal registers control the interface functions, and you can use other internal registers to monitor the status of interface functions. The interface functions drive and receive the GPIB control signals and generate the signals to control the GPIB transceivers.
- *Message Decoders* receive the GPIB data lines and decode the GPIB commands that affect the operation of the interface functions.

NAT9914 Architecture Chapter 2

Figure 2-1 contains a block diagram of the NAT9914.




Figure 2-1. NAT9914 Block Diagram

NAT9914 Modes

The NAT9914 has two basic modes of operation: 9914 mode and 7210 mode. In 9914 mode, the NAT9914 is software compatible with the TMS9914A IEEE 488 Controller. The NAT9914 has many registers and features that are not present in the TMS9914A. In 7210 mode, the NAT9914 is software compatible with the μ PD7210 IEEE 488 Controller. The NAT9914 has many registers and features that are not present in the μ PD7210.

Note: Throughout this manual, 7210 mode refers to the NEC µPD7210 software compatibility mode, and 9914 mode refers to the TI TMS9914A software compatibility mode.

Changing the NAT9914 Mode

Figure 2-2 illustrates how you change the mode of the NAT9914.




Figure 2-2. Changing the NAT9914 Mode

Notice that the NAT9914 is in 9914 mode after a hardware reset. To change from 9914 mode to 7210 mode, write the sw7210 auxiliary command to the (9914 mode) Auxiliary Command Register (AUXCR). To change from 7210 mode to 9914 mode, write the sw9914 auxiliary command to the (7210 mode) Auxiliary Mode Register (AUXMR).

Chapter 3 9914-Mode Interface Registers

This chapter contains NAT9914 address maps and detailed descriptions of the NAT9914 interface registers in 9914 mode. For 7210-mode register descriptions, see Chapter 4, 7210-Mode Interface Registers.

9914 Register Map

Table 3-1 is the register bit map for the NAT9914 in 9914 mode.

Notice that bold-ruled cells distinguish six registers that are accessible only when the Page-In state is true. Refer to *The Page-In Condition* section that immediately follows the register map for more information.

Table 3-1. 9914-Mode Interface Registers

K	R	= 9914-M = Read Re = Write Re	ode Paged I gister egister	Registers						
		7	6	5	4	3	2	1	0	
ISR0	+0	INT0	INT1	BI	ВО	END	SPAS	RLC	MAC	R
IMR0	+0	DMAO	DMAI	BI IE	BO IE	END IE	SPAS IE	RLC IE	MAC IE] w
										-
ISR1	+1	GET	ERR	UNC	APT	DCAS	MA	SRQ	IFC	R
IMR1	+1	GET IE	ERR IE	UNC IE	APT IE	DCAS IE	MA IE	SRQ IE	IFC IE	w
										-
ADSR	+2	REM	LLO	ATN	LPAS	TPAS	LA	TA	ulpa	R
IMR2	+2	GLINT	STBO IE	NLEN	0	LLOC IE	ATNI IE	0	CIC IE	w
EOSR	+2	EOS7	EOS6	EOS5	EOS4	EOS3	EOS2	EOS1	EOS0	w
BCR	+2	ATN	DAV	NDAC	NRFD	EOI	SRQ	IFC	REN	w
ACCR	+2	ACC7	ACC6	ACC5	ACC4	ACC3	ACC2	ACC1	ACC0	w
										•
BSR	+3	ATN	DAV	NDAC	NRFD	EOI	SRQ	IFC	REN	R
AUXCR	+3	C/S	0	0	F4	F3	F2	F1	F0	w
										_
ISR2	+4	nba	STBO	NL	EOS	LLOC	ATNI	X	CIC	R
ADR	+4	edpa	dal	dat	A5	A4	A3	A2	A1	w
										_
SPSR	+5	S8	PEND	S6	S5	S4	S3	S2	S1	R
SPMR	+5	S8	rsv/RQS	S6	S5	S4	S3	S2	S1	w
CPTR	+6	CPT7	CPT6	CPT5	СРТ4	СРТ3	CPT2	CPT1	CPT0	R
PPR	+6	PP8	PP7	PP6	PP5	PP4	PP3	PP2	PP1	w
										-
DIR	+7	DIO8	DIO7	DIO6	DIO5	DIO4	DIO3	DIO2	DIO1	R
CDOR	+7	DIO8	DIO7	DIO6	DIO5	DIO4	DIO3	DIO2	DIO1	w
										-

The Page-In Condition

Four writable registers can appear at the same offset as the Address Status Register (ADSR) (offset 4). After a hardware or software reset, no writable register appears at the ADSR offset: the NAT9914 ignores writes to that offset.

One Page-In auxiliary command exists for each of the four registers. The host interface can make one of the four registers accessible by issuing the appropriate Page-In command to the Auxiliary Command Register (AUXCR). The paged-in register remains accessible at the ADSR offset until the host interface pages-in another register or issues the Clear Page-In Register auxiliary command.

When any one of the four writable registers is accessible at the ADSR offset, Interrupt Status Register 2 (ISR2) is accessible at the same offset as the Address Register (ADR), and the Serial Poll Status Register (SPSR) is accessible at the same offset as the Serial Poll Mode Register (SPMR).

Hidden Registers

In addition to the registers shown in Table 3-1, the NAT9914 contains hidden registers. All hidden registers are write-only registers. Two or more hidden registers can appear at the same offset. When you write an 8-bit pattern to these offsets, some of the bits determine which hidden register will be written. The other bits represent the value written to the register.

Accessory Read Register Map

Several hidden registers appear at the Accessory Register (ACCR) offset. Table 3-2 shows these hidden registers.

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ICR	0	0	1	0	F3	F2	F1	F0
ACCRA	1	0	0	BIN	XEOS	REOS	0	0
ACCRB	1	0	1	ISS	INV	LWC	SPEOI	ATCT
ACCRE	1	1	0	0	DHADT	DHADC	0	0
ACCRF	1	1	0	1	DHATA	DHALA	DHUNTL	DHALL
ACCRI	1	1	1	0	USTD	PP1	0	DMAE

Table 3-2. Hidden Registers at the ACCR Offset

Register Bit Descriptions

Some 7210-mode registers and 9914-mode registers share identical names. The 7210-mode registers are described in Chapter 4, 7210-Mode Interface Registers. If you are using the NAT9914 in 9914 mode, be sure to read the proper description for the 9914-mode registers.

All registers are listed in alphabetical order. The registers are alphabetized according to their mnemonics.

Accessory Register A (ACCRA)

Attributes: Write only

Accessed at the same offset as ACCR

7	6	5	4	3	2	1	0
1	0	0	BIN	XEOS	REOS	0	0

Accessory Register A (ACCRA) controls the EOS and END messages. The ch_rst auxiliary command or a hardware reset clears ACCRA.

Bit	Mnemonic	Description
4w	BIN	Binary bit
		The BIN bit selects the length of the EOS message. If BIN = 1, the End-of-String Register (EOSR) is treated as an 8-bit byte. When BIN = 0, the EOSR is treated as a 7-bit register (for ASCII characters), and only a 7-bit comparison is done with the data on the GPIB.
3w	XEOS	Transmit END With EOS bit
		The XEOS bit permits or prohibits automatic transmission of the GPIB END message at the same time as the EOS message when the NAT9914 is in Talker Active State (TACS). If XEOS = 1 and the byte in the Command/Data Out Register (CDOR) matches the contents of the EOSR, the EOI line is sent true along with the data.
2w	REOS	END On EOS Received bit
		The REOS bit permits or prohibits setting the END bit (ISR0[3]r) when the NAT9914 receives the EOS message as a Listener. If REOS = 1 and the byte in the Data In Register (DIR) matches the byte in the EOSR, the END bit (ISR1[4]r) is set and the acceptor function treats the EOS character just as if it were received with EOI asserted.

Accessory Register B (ACCRB)

Attributes: Write only

Accessed at the same offset as ACCR

7	6	5	4	3	2	1	0
1	0	1	ISS	INV	LWC	SPEOI	ATCT

Bit Mnemonic Description

4w ISS Individual Status Select bit

ISS determines the value of the NAT9914 ist message. When ISS = 1, ist takes on the value of the NAT9914 Service Request State (SRQS). (The NAT9914 is asserting the GPIB SRQ message when it is in SRQS.) If ISS = 0, ist takes on the value of the NAT9914 Parallel Poll Flag. You set and clear the Parallel Poll Flag by using the Set Parallel Poll Flag and Clear Parallel Poll Flag auxiliary commands. For more information, see *The ist Message* section in Chapter 5, *Software Considerations*.

3w INV Invert bit

INV determines the polarity of the INT* pin.

INV Bit	INT* Pin Polarity
0	Active Low
1	Active High

See the *Generating Hardware Interrupts* section in Chapter 5, *Software Considerations*.

2w LWC Listen When Controller bit

LWC enables the NAT9914 to accept command bytes that the NAT9914 sources when it is CIC. If LWC = 0, the NAT9914 does not accept command bytes sent by itself.

ACCRB (continued)

Bit	Mnemonic	Description

1w SPEOI Send Serial Poll EOI bit

SPEOI determines whether the NAT9914 sends EOI when a Controller serial polls the NAT9914.

SPEOI	EOI During Serial Polls
0	Sent False
1	Sent True

0w ATCT Automatic Take Control bit

If ATCT = 1, the NAT9914 can—without software intervention—take control when another CIC passes control to it. Use the CIC bit (ISR2[0] to determine when the NAT9914 receives control. See the *GPIB Controller Considerations* section in Chapter 6, *Controller Software Considerations*.

Accessory Register E (ACCRE)

Attributes: Write only

Accessed at the same offset as ACCR

7	6	5	4	3	2	1	0
1	1	0	0	DHADT	DHADC	0	0

Accessory Register E (ACCRE) determines how the NAT9914 uses a Data Accepted (DAC) holdoff. The ch_rst auxiliary command or a hardware reset clears ACCRE.

Each bit of ACCRE enables DAC holdoffs on a GPIB command or group of commands. When a GPIB Controller sends the specified command to the NAT9914, the Unrecognized Command (UNC) bit sets and the NAT9914 performs a DAC holdoff. See the *DAC Holdoffs* section in Chapter 5, *Software Considerations*.

Bit	Mnemonic	Description
3w	DHADT	DAC Holdoff On GET bit
2w	DHADC	DAC Holdoff On DCL Or SDC bit

Accessory Register F (ACCRF)

Attributes: Write only

Accessed at the same offset as ACCR

7	6	5	4	3	2	1	0
1	1	0	1	DHATA	DHALA	DHUNTL	DHALL

Accessory Register F (ACCRF) determines how the NAT9914 uses a DAC holdoff. The ch_rst auxiliary command or a hardware reset clears ACCRF.

Each bit of ACCRF enables DAC holdoffs on a GPIB command or group of commands. When a GPIB Controller sends the specified command to the NAT9914, the UNC bit sets and the NAT9914 performs a DAC holdoff. See the *DAC Holdoffs* section in Chapter 5, *Software Considerations*.

Bit	Mnemonic	Description
3w	DHATA	DAC Holdoff On All Talker Addresses bit
2w	DHALA	DAC Holdoff On All Listener Addresses bit
1w	DHUNTL	DAC Holdoff On The UNT Or UNL Command bit
0w	DHALL	DAC Holdoff On All UCG, ACG, And SCG Commands bit

Accessory Register I (ACCRI)

Attributes: Write only

Accessed at the same offset as ACCR

7	6	5	4	3	2	1	0
1	1	1	0	USTD	PP1	0	DMAE

Bit	Mnemonic	Description
3w	USTD	Ultra Short T1 Delay bit

If USTD = 1, the T1 delay can be as short as 350 ns. See the *T1 Delay Generation* section in Chapter 5, *Software Considerations*.

2w PP1 Parallel Poll bit 1

The PP1 bit permits or prohibits the NAT9914's ability to automatically respond to remote parallel poll configuration. If PP1 = 1, the NAT9914 can be configured remotely for parallel polls without software intervention.

The Acceptor Handshake does not perform a DAC holdoff or set the UNC bit when it receives a Parallel Poll Command (PPC or PPU).

If PP1 = 0, parallel polls must be configured through the Parallel Poll Register (PPR), and Parallel Poll commands must be monitored by UNC.

For more information, see the *Automatic Remote Configuration* section in Chapter 5, *Software Considerations*.

0w DMAE DMA Enable bit

DMAE lets you use DMAO (IMR0[7]) and DMAI (IMR0[6]) to enable the ACCRQ* signal. See the *Using DMA/The ACCRQ* Pin* section in Chapter 5, *Software Considerations*.

If DMAE = 0, ACCRQ* always asserts when the NAT9914 receives a data byte as a Listener or when the NAT9914 is a Talker and the CDOR is empty.

ACCRQ* is cleared by pon + (read DIR) + (write CDOR)

Address Register (ADR)

Attributes: Write only

7	6	5	4	3	2	1	0
edpa	dal	dat	A5	A4	A3	A2	A1

ADR is used to load the primary GPIB address of the interface. See the *GPIB Addressing* section in Chapter 5, *Software Considerations*.

Bit	Mnemonic	Description
7w	edpa	Enable Dual Primary Addressing Mode bit
		Setting edpa enables the dual primary addressing mode of the NAT9914. If edpa = 1, the NAT9914 ignores the least significant bit (A1) of its GPIB address. The NAT9914 then has two consecutive primary addresses. The Upper/Lower Primary Address (ulpa) bit in the Address Status Register indicates which address is active.
6w	dal	Disable Listener bit
		Setting dal returns the NAT9914 Listener function to the Listener Idle State (LIDS) and forces the NAT9914 Listener function to remain in LIDS even if the chip receives its GPIB listen address or a lon auxiliary command.
5w	dat	Disable Talker bit
		Setting dat returns the NAT9914 Talker function to the Talker Idle State (TIDS) and forces the Talker function to remain in TIDS even if the chip receives its GPIB talk address or a ton auxiliary command.
4–0w	A[5-1]	NAT9914 GPIB Address bits 5 through 1
		A[5–1] specify the primary GPIB address of the NAT9914. The corresponding GPIB talk address is formed by adding hex 40 to A[5–1], while the corresponding GPIB listen address is formed by adding hex 20. A[5–1] should not be 11111 (binary) to prevent the corresponding talk and listen addresses from conflicting with the GPIB Untalk (UNT) and GPIB Unlisten (UNL) commands.

Address Status Register (ADSR)

Attributes: Read only

_	7	6	5	4	3	2	1	0
	REM	LLO	ATN	LPAS	TPAS	LA	TA	ulpa

The Address Status Register (ADSR) contains information that you can use to monitor the NAT9914 GPIB address status.

Bit	Mnemonic	Description
7r	REM	Remote bit
6r	LLO	Local Lockout bit

REM and LLO indicate the status of the GPIB Remote/Local (RL1) function of the NAT9914.

LLO	REM	RL1 State
0	0	LOCS
0	1	REMS
1	0	LWLS
1	1	RWLS

For more information, see the *Remote/Local State Considerations* section in Chapter 5, *Software Considerations*.

5r ATN Attention bit

ATN indicates the current level of the NAT9914 ATN pin. If ATN = 1, the ATN pin is asserted (active low).

4r LPAS Listener Primary Addressed State bit

LPAS indicates that the NAT9914 has accepted its primary listen address.

LPAS is cleared by (PCG & ~MLA & ACDS) + pon

ADSR (continued)

Bit	Mnemonic	Description
3r	TPAS	Talker Primary Addressed State bit
		TPAS indicates that the NAT9914 has accepted its primary talk address.
		TPAS is cleared by (PCG & ~MTA & ACDS) + pon
2r	LA	Listener Active bit
		LA = 1 when the NAT9914 has been addressed or programmed as a GPIB Listener—that is, the NAT9914 is in the Listener Active State (LACS) or the Listener Addressed State (LADS). The NAT9914 is addressed to listen when it receives its listen address from the CIC. You can also program the NAT9914 to listen by using the Listen-Only auxiliary command.
		If the NAT9914 is addressed to listen, it is automatically unaddressed to talk.
		LA is cleared by pon + IFC + (UNL & ACDS)
1r	TA	Talker Active bit
		TA = 1 when the NAT9914 has been addressed or programmed as the GPIB Talker—that is, the NAT9914 is in TACS, Talker Addressed State (TADS), or Serial Poll Active State (SPAS). The NAT9914 can be addressed to talk when it receives its talk address from the CIC. You can also program the NAT9914 to talk by using the Talk-Only auxiliary command.
		If the NAT9914 is addressed to talk, it is automatically unaddressed to listen.
		TA is cleared by pon + IFC + (OTA & ACDS)

ADSR (continued)

Bit	Mnemonic	Description
Or	ulpa	Upper/Lower Primary Address bit
		ulpa indicates the least significant bit of the last primary address that the NAT9914 received.
		Note: Only one Talker or Listener is active at a time. ulpa indicates which, if either, NAT9914 Talker or Listener function is addressed or active.
		The ch_rst auxiliary command clears the ulpa bit in the ADSR.

Auxiliary Command Register (AUXCR)

Attributes: Write only

Hex

05

06

86

07

87

pulsed

static

static

static

static

_	7	6	5	4	3	2	1	0	
Ī	C/S	0	0	F4	F3	F2	F1	F0	

Use the AUXCR to issue auxiliary commands. Two basic types of commands are implemented in the AUXCR: pulsed and static. Use static commands to enable (set) or disable (clear) various features of the NAT9914. The pulsed commands stay active for one clock pulse after the AUXCR has been written.

Note: Writes to the AUXCR should be separated by at least four clock cycles.

Table 3-3 summarizes the AUXCR auxiliary commands and Table 3-4 describes the AUXCR auxiliary commands.

Mnemonic

nbaf

~fget

fget

~rtl

rtl

Auxiliary Command Type Code 00 static Clear Software Reset ~swrst 80 static Set Software Reset swrst Nonvalid Release DAC Holdoff 01 pulsed nonvalid 81 pulsed valid Valid Release DAC Holdoff 02 pulsed rhdf Release RFD Holdoff 03 static ~hdfa Clear Holdoff On All Data 83 static hdfa Set Holdoff On All Data 04 static ~hdfe Clear Holdoff On END Only 84 static hdfe Set Holdoff On END Only

New Byte Available False

Clear Return To Local

Set Return To Local

Clear Force Group Execute Trigger

Set Force Group Execute Trigger

Table 3-3. Auxiliary Command Summary

Table 3-3. Auxiliary Command Summary (Continued)

Hex Code	Туре	Mnemonic	Auxiliary Command
08	pulsed	feoi	Send EOI With The Next Byte
09 89	static static	~lon lon	Clear Listen Only Set Listen Only
0A 8A	static static	~ton ton	Clear Talk Only Set Talk Only
OB	pulsed	gts	Go To Standby
0C	pulsed	tca	Take Control Asynchronously
0D	pulsed	tes	Take Control Synchronously
0E 8E	static static	~rpp rpp	Clear Request Parallel Poll Set Request Parallel Poll
OF 8F	static static	~sic sic	Clear Send Interface Clear Set Send Interface Clear
10 90	static static	~sre sre	Clear Send Remote Enable Set Send Remote Enable
11	pulsed	rqc	Request Control
12	pulsed	rlc	Release Control
13	static	~dai	Clear Disable IMR2, IMR1, And
93	static	dai	IMR0 Interrupts Set Disable IMR2, IMR1, And IMR0 Interrupts
14	pulsed	pts	Pass Through Next Secondary
15 95	static static	~stdl stdl	Clear Short T1 Delay Set Short T1 Delay
16 96	static static	~shdw shdw	Clear Shadow Handshaking Set Shadow Handshaking

Table 3-3. Auxiliary Command Summary (Continued)

Hex Code	Туре	Mnemonic	Auxiliary Command
17 97	static static	~vstdl vstdl	Clear Very Short T1 Delay Set Very Short T1 Delay
18 98	static static	~rsv2 rsv2	Clear Request Service bit 2 Set Request Service bit 2
99	pulsed	sw7210	Switch To 7210 Mode
1A 9A	pulsed pulsed	reqf reqt	Request rsv False (reqf) Request rsv True (reqt)
1C	pulsed	ch_rst	Chip Reset
1D 9D	static static	~ist ist	Clear Parallel Poll Flag Set Parallel Poll Flag
1E	pulsed	piimr2	Page-In Interrupt Mask Register 2
1F	pulsed	piber	Page-In Bus Control Register
9C	pulsed	clrpi	Clear Page-In Registers
9E	pulsed	pieosr	Page-In End-of-String Register
9F	pulsed	piacer	Page-In Accessory Register

Values not specified are reserved.

Table 3-4. Auxiliary Command Description

Data Pattern (Hex)	Description		
00 80	Clear Software Reset (~swrst) Set Software Reset (swrst)		
	The local swrst message places all GPIB interface functions into their idle states. swrst is equivalent to the GPIB local Power On (pon) message.		
	swrst is set by a hardware reset, the ch_rst auxiliary command, or the swrst auxiliary command. You should configure the NAT9914 while swrst is set. Configuration includes writing the address of the device into the ADR, writing mask values into the Interrupt Mask Registers, and selecting the desired features in the Auxiliary Command, Accessory, and Address Registers. When swrst is cleared, the device becomes logically existent on the GPIB.		
01 81	Release DAC Holdoff (nonvalid) Release DAC Holdoff (valid)		
	These commands clear a DAC holdoff condition. When APT = 1, nonvalid indicates that the last GPIB command byte received from the Controller was an invalid secondary address. Valid indicates a valid secondary address.		
	A DAC holdoff caused by any other GPIB command byte should be released with the nonvalid command. See the <i>DAC Holdoffs</i> section in Chapter 5, <i>Software Considerations</i> .		
02	Release RFD Holdoff (rhdf)		
	This command releases any Ready For Data (RFD) holdoffs that hdfa or hlde have caused.		
03 83	Clear Holdoff On All Data (~hdfa) Set Holdoff On All Data (hdfa)		
	If hdfa is true, the NAT9914 performs an RFD holdoff after it receives a data byte. To complete the handshake, you must issue the rhdf command after the NAT9914 receives each byte. A hardware reset or the ch_rst auxiliary command clears hdfa. See <i>The GPIB rdy Message and RFD Holdoffs</i> section in Chapter 5, <i>Software Considerations</i> .		

Table 3-4. Auxiliary Command Description (Continued)

Data Pattern (Hex)	Description	
04 84	Clear Holdoff On END Only (~hdfe) Set Holdoff On END Only (hdfe)	
	If hdfe is true, the NAT9914 performs an RFD holdoff after it receives a data byte that satisfies the END condition. A hardware reset or the ch_rst auxiliary command clears hdfe. See <i>The GPIB rdy Message and RFD Holdoffs</i> section in Chapter 5, <i>Software Considerations</i> .	
05	New Byte Available False (nbaf)	
	nbaf forces the local message, nba, to become false. This action prohibits the NAT9914 from sending the last byte written to the CDOR. See the <i>Using nbaf</i> section in Chapter 5, <i>Software Considerations</i> .	
06 86	Clear Force Group Execute Trigger (~fget) Set Force Group Execute Trigger (fget)	
	These commands generate a trigger condition.	
	If the host interface issues ~fget, the TR pin pulses asserted for at least five clock cycles.	
	If the host interface issues fget, the TR pin asserts and remains asserted until the host interface issues ~fget.	
	These commands do not set or clear the Group Execute Trigger (GET) bit.	
07 87	Clear Return To Local (~rtl) Set Return To Local (rtl)	
	These commands set and clear the IEEE 488 rtl local message.	
	If the host interface issues the ~rtl command, the IEEE 488 rtl message pulses true.	
	If the host interface issues the rtl command, the IEEE 488 rtl message becomes true and remains true until the host interface issues ~rtl. A hardware reset or the ch_rst auxiliary command clears rtl.	

Table 3-4. Auxiliary Command Description (Continued)

Data Pattern (Hex)	Description	
08	Send EOI With The Next Byte (feoi)	
	The Send EOI command causes the GPIB EOI line to go true with the next data byte transmitted.	
09 89	Clear Listen Only (~lon) Set Listen Only (lon)	
	lon forces the Listener function into the LACS. ~lon forces the Listener function to leave the LACS. The local message pon clears lon.	
0A 8A	Clear Talk Only (~ton) Set Talk Only (ton)	
	ton forces the Talker function into the TACS. ~ton forces the Talker function to leave the TACS. The local message pon clears ton.	
0B	Go To Standby (gts)	
	The gts command pulses the local gts message. If the NAT9914 is the Active Controller, gts forces the NAT9914 to become the Standby Controller and to unassert the GPIB ATN signal. See the <i>Three Basic Controller States</i> section in Chapter 6, <i>Controller Software Considerations</i> .	
0C	Take Control Asynchronously (tca)	
	The tca command pulses the local tca message. If the NAT9914 is the Standby Controller, tca forces the NAT9914 to become the Active Controller and to assert the GPIB ATN signal.	
0D	Take Control Synchronously (tcs)	
	The tcs command pulses the local tcs message. If the NAT9914 is the Standby Controller and an Active Listener, the tcs message forces the NAT9914 to become the Active Controller when the NAT9914 performs an RFD holdoff (that is, the AH function enters the Acceptor Not Ready State).	

Table 3-4. Auxiliary Command Description (Continued)

Data Pattern (Hex)	Description		
0E 8E	Clear Request Parallel Poll (~rpp) Set Request Parallel Poll (rpp)		
	The ~rpp and rpp commands set and clear the local rpp message. If the NAT9914 is the Active Controller, the rpp message forces the NAT9914 to send the Identify (IDY) message to all GPIB devices in the system and to conduct a parallel poll. After the NAT9914 has been conducting a parallel poll for at least 2 µs, the control program can read the Command Pass Through Register (CPTR) to obtain the parallel poll result, then the control program can end the parallel poll by issuing the ~rpp command. A hardware reset or the ch_rst auxiliary command clears rpp.		
0F 8F	Clear Send Interface Clear (~sic) Set Send Interface Clear (sic)		
	The ~sic and sic commands clear and set the sic and rsc local messages. Setting sic and rsc forces the NAT9914 to become the System Controller and to assert the GPIB Interface Clear (IFC) signal. The control program must not issue the ~sic command until after IFC has been asserted at least 100 µs. A hardware reset or the ch_rst auxiliary command clears sic. See the <i>System Controller Considerations</i> section in Chapter 6, <i>Controller Software Considerations</i> .		
	Note: Before it issues the sic command, the control program must ensure—by some means external to the NAT9914—that the GPIB transceivers are enabled to drive the GPIB IFC* signal.		
10 90	Clear Send Remote Enable (~sre) Set Send Remote Enable (sre)		
	The ~sre and sre commands clear and set the sre and rsc local messages. Setting sre and rsc forces the NAT9914 to become the System Controller and to assert the GPIB Remote Enable (REN) signal. The control program must not issue the sre command until after REN has been unasserted at least 100 µs. A hardware reset or the ch_rst auxiliary command clears sre. See the System Controller Considerations section in Chapter 6, Controller Software Considerations. Note: Before it issues the sre command, the control program must ensure—by some means external to the NAT9914—that the GPIB transceivers are enabled to drive the GPIB REN* signal.		

Table 3-4. Auxiliary Command Description (Continued)

Data Pattern (Hex)	Description	
11	Request Control (rqc)	
	If the NAT9914 is in the Idle Controller State, the rqc command forces the NAT9914 to become the Active Controller when it detects that the ATN signal is unasserted.	
12	Release Control (rlc)	
	The rlc command forces the NAT9914 to become an Idle Controller and to unassert ATN.	
13 93	Clear Disable IMR2, IMR1, And IMR0 Interrupts (~dai) Set Disable IMR2, IMR1, And IMR0 Interrupts (dai)	
	Issuing dai disables the interrupt pin. The Interrupt Status Registers and any holdoffs selected in the Interrupt Mask Register are not affected by the dai command. A hardware reset or the ch_rst auxiliary command clears dai. See the <i>Generating Hardware Interrupts</i> section in Chapter 5, <i>Software Considerations</i> .	
14	Pass Through Next Secondary (pts)	
	After you issue the pts command, UNC (ISR1[5]) sets when the NAT9914 receives a secondary command from the Controller.	
	If PP1 = 0, you can use the pts command to implement remote parallel poll configuration.	
	Note: It is simpler to set the PP1 bit to implement remote parallel poll configuration. When PP1 = 1, the NAT9914 interprets remote parallel poll configuration commands without software intervention.	
	If the NAT9914 receives the PPC command, UNC sets. When the control program detects UNC, the control program issues pts. UNC sets again when the Controller sends the Parallel Poll Enable (PPE) command. The control program reads the CPTR to obtain the PPE command, then the control program writes the appropriate value to the PPR.	

Table 3-4. Auxiliary Command Description (Continued)

Data Pattern (Hex)	Description	
15 95	Clear Short T1 Delay (~stdl) Set Short T1 Delay (stdl)	
	Issuing stdl makes the T1 delay time 1.1 µs. A hardware reset or the ch_rst auxiliary command clears stdl. See the T1 Delay Generation section in Chapter 5, Software Considerations.	
16 96	Clear Shadow Handshaking (~shdw) Set Shadow Handshaking (shdw)	
	The shdw command places the NAT9914 in continuous mode. A hardware reset or the ch_rst auxiliary command clears shdw. See <i>The GPIB rdy Message and RFD Holdoffs</i> section in Chapter 5, <i>Software Considerations</i> .	
17 97	Clear Very Short T1 Delay (~vstdl) Set Very Short T1 Delay (vstdl)	
	Issuing vstdl reduces the T1 delay time to 500 ns. A hardware reset or the ch_rst auxiliary command clears vstdl. See the <i>T1 Delay Generation</i> section in Chapter 5, <i>Software Considerations</i> .	
18 98	Clear Request Service bit 2 (~rsv2) Set Request Service bit 2 (rsv2)	
	The rsv2 bit performs the same function as the rsv bit in the SPMR, but it provides a means of requesting service that is independent of the SPMR. With rsv2, you can make minor updates to the SPMR without affecting the state of service request. rsv2 is cleared when the serial poll status byte is sent to the Controller during a serial poll (SPAS & APRS & STRS). A hardware reset or the ch_rst auxiliary command clears rsv2.	
99	Switch To 7210 Mode (sw7210)	
	Issuing sw7210 places the NAT9914 into 7210 compatibility mode.	

Table 3-4. Auxiliary Command Description (Continued)

Data Pattern (Hex)	Description	
1A 9A	Request rsv False (reqf) Request rsv True (reqt)	
	The reqt and reqf commands are inputs to the IEEE 488.2 Service Request Synchronization Circuit. Use these commands to set and clear the local rsv message. The local message pon clears reqf and reqt.	
	If STBO IE = 0, reqt and reqf are not issued immediately; they are issued on the write of the SPMR that follows the issuing of the reqt or reqf auxiliary command.	
	If STBO IE = 1, reqt and reqf are issued immediately. See the <i>IEEE</i> 488.2 Service Requesting section in Chapter 5, Software Considerations.	
1C	Chip Reset (ch_rst)	
	The Chip Reset command resets the NAT9914 to the following conditions:	
	The local swrst message is set and the interface functions are placed in their idle states.	
	The SPMR bits are cleared.	
	The EOS and New Line (NL) bits are cleared.	
	The ACCRA, ACCRB, ACCRE, ACCRF, and ACCRI registers are cleared.	
	The Parallel Poll Flag local message is cleared.	
	The ulpa bit is cleared.	

Table 3-4. Auxiliary Command Description (Continued)

Data Pattern (Hex)	Description		
1D 9D	Clear Parallel Poll Flag (~ist) Set Parallel Poll Flag (ist)		
	The ~ist and ist commands set and clear the Parallel Poll Flag. The value of the Parallel Poll Flag is used as the local ist message when bit four of ACCRB (ISS) = 0. The value of SRQS is used as the local ist message when ISS = 1. The ch_rst auxiliary command or a hardware reset clears the local ist message. See <i>The ist Message</i> section in Chapter 5, <i>Software Considerations</i> .		
1E	Page-In Interrupt Mask Register 2 (piimr2)		
	Issuing piimr2 maps Interrupt Mask Register 2 (IMR2) to the ADSR offset. After this command is issued, you can access IMR2 at the ADSR offset until one of the following events occurs:		
	A hardware reset occurs.		
	The ch_rst auxiliary command is issued.		
	Another register is paged into the ADSR offset.		
	The Clear Page-In auxiliary command is issued.		
1F	Page-In Bus Control Register (pibcr)		
	Issuing piber maps the Bus Control Register (BCR) to the ADSR offset. After this command is issued, you can access BCR at the ADSR offset until one of the following events occurs:		
	A hardware reset occurs.		
	The ch_rst auxiliary command is issued.		
	Another register is paged into the ADSR offset.		
	The Clear Page-In auxiliary command is issued.		

Table 3-4. Auxiliary Command Description (Continued)

Data Pattern (Hex)	Description	
9C	Clear Page-In Registers (clrpi)	
	Issuing clrpi removes the previously paged-in ACCR from the ADSR offset. After this command is issued, writes to offset 2 have no effect until a Page-In auxiliary command is issued.	
9E	Page-In End-of-String Register (pieosr)	
	Issuing pieosr maps the EOSR to the ADSR offset. After this command is issued, you can access the EOSR at the ADSR offset until one of the following events occurs:	
	A hardware reset occurs.	
	The ch_rst auxiliary command is issued.	
	Another register is paged into the ADSR offset.	
	The Clear Page-In auxiliary command is issued.	
9F	Page-In Accessory Register (piaccr)	
	Issuing piacer maps the ACCR to the ADSR offset. After this command is issued, you can access the ACCR at the ADSR offset until one of the following events occurs:	
	A hardware reset occurs.	
	The ch_rst auxiliary command is issued.	
	Another register is paged into the ADSR offset.	
	The Clear Page-In auxiliary command is issued.	

Bus Control Register (BCR)/Bus Status Register (BSR)

Attributes: Write only (BCR)
Read only (BSR)

7	6	5	4	3	2	1	0
ATN	DAV	NDAC	NRFD	EOI	SRQ	IFC	REN
ATN	DAV	NDAC	NRFD	EOI	SRQ	IFC	REN

Bit	Mnemonic	Description
7r	ATN	GPIB Attention Status bit
7w	ATN	GPIB Attention Control bit
6r	DAV	GPIB Data Valid Status bit
6w	DAV	GPIB Data Valid Control bit
5r	NDAC	GPIB Not Data Accepted Status bit
5w	NDAC	GPIB Not Data Accepted Control bit
4r	NRFD	GPIB Not Ready For Data Status bit
4w	NRFD	GPIB Not Ready For Data Control bit
3r	EOI	GPIB End-or-Identify Status bit
3w	EOI	GPIB End-or-Identify Control bit
2r	SRQ	GPIB Service Request Status bit
2w	SRQ	GPIB Service Request Control bit
1r	IFC	GPIB Interface Clear Status bit
1w	IFC	GPIB Interface Clear Control bit
Or	REN	GPIB Remote Enable Status bit
Ow	REN	GPIB Remote Enable Control bit

Reads of the Bus Status Register (BSR) return the status of the GPIB control lines at the time of the read. Write ones to bits in the BCR to assert the corresponding GPIB control lines.

BCR/BSR (continued)

Because the NAT9914 is either transmitting or receiving a GPIB control line at any particular time and is not performing both actions simultaneously, setting a bit in the BCR may not automatically assert the corresponding line on the GPIB. If the NAT9914 is transmitting a GPIB line when the corresponding bit in the BCR is set, the NAT9914 asserts the GPIB line. If the NAT9914 is receiving a GPIB line when the corresponding bit in the BCR is set, the GPIB line is not asserted. However, in both these cases, the GPIB signal internal to the NAT9914 is logically ORed with the value of the BCR bit. Figure 3-1 illustrates the GPIB input/output hardware configuration.




Figure 3-1. GPIB I/O Hardware Configuration

In Figure 3-1, *Transmit Enable* represents the internal signal that is true when the chip is driving a particular GPIB control line. *GPIB Line Out* represents the internal signal that is true when an interface function within the chip is attempting to assert a GPIB control signal. *BCR Bit* corresponds to the bit in the BCR. *GPIB Line In* represents the internal GPIB lines that are inputs to the GPIB interface functions and the BSR. The internal signals *SRQ*, *NDAC*, and *NRFD* are monitored by the interface functions even when they are not driven onto the pin. For this reason, the internal value of these signals is ORed with the external value.

Because the BSR samples the GPIB control lines from the GPIB transceiver—not the actual GPIB bus—the direction of each line determines the validity of each bit. Generally, when a signal is an input, the BSR reflects its true bus status, while an output signal reflects only the NAT9914 value of that particular line. Under normal GPIB operation, this restriction on the validity of the BSR should not be too limiting, because the lines that are typically monitored are valid when they are monitored. For example, the Service Request (SRQ) line is valid in the BSR when the NAT9914 is CIC, which is also when the SRQ line is monitored.

Command/Data Out Register (CDOR)

Attributes: Write only

7	6	5	4	3	2	1	0
DIO8	DIO7	DIO6	DIO5	DIO4	DIO3	DIO2	DIO1

Bit Mnemonic Description

7–0w DIO[8–1] GPIB data lines DIO[8–1]

The CDOR moves data from the CPU to the GPIB when the interface is the GPIB Talker or Controller. Writing to the CDOR sets the local message, nba. When nba is true, the Source Handshake (SH) function can transfer the data or command in the CDOR to other GPIB devices. Writing to the CDOR also

- Clears the Byte Out (BO) bit.
- Clears the ACCRQ* signal (unless DMAE = 1 and DMAO = 0).

The host interface can write to the CDOR at offset 7 or by performing a DMA write operation.

The CDOR and the DIR use separate latches. A read of the DIR does not change data in the CDOR. The CDOR is a transparent latch; thus, the GPIB data bus (DIO(8–1)) reflects changes on the CPU data bus during write cycles to the CDOR.

Command Pass Through Register (CPTR)

Attributes: Read only

7	6	5	4	3	2	1	0
CPT7	СРТ6	CPT5	CPT4	СРТ3	CPT2	CPT1	СРТ0

The host interface can examine the GPIB Data Input/Output (DIO) lines by reading the CPTR. The CPTR has no storage; the host interface should read the CPTR only during a DAC holdoff. See the *DAC Holdoffs* section in Chapter 5, *Software Considerations*.

Bit	Mnemonic	Description
7–0r	CPT[7-0]	Command Pass Through bits 7 through 0

Data In Register (DIR)

Attributes: Read only

7	6	5	4	3	2	1	0
DIO8	DIO7	DIO6	DIO5	DIO4	DIO3	DIO2	DIO1

Bit Mnemonic Description

7–0r DIO[8–1] GPIB data lines DIO[8–1]

The DIR holds data that the NAT9914 receives when the NAT9914 is a Listener. The NAT9914 latches GPIB data into the DIR when LACS & ACDS is true.

Latching data into the DIR causes the Data In (DI) bit to set. Usually, latching data into the DIR causes an RFD holdoff. (See *The GPIB rdy Message and RFD Holdoffs* section in Chapter 5, *Software Considerations*.)

The host interface can read the DIR at offset 7 or by performing a DMA read operation. Reading the DIR also

- Clears the Byte In (BI) bit.
- Can clear an RFD holdoff (depending on several other conditions).
- Clears the ACCRQ* signal (unless DMAE = 1 and DMAI = 0).

The DIR and the CDOR use separate latches. When the host interface writes to the CDOR, data in the DIR is not changed.

End-of-String Register (EOSR)

Attributes: Write only

7	6	5	4	3	2	1	0
EOS7	EOS6	EOS5	EOS4	EOS3	EOS2	EOS1	EOS0

The EOSR holds the byte that the NAT9914 uses to detect the end of a GPIB data block transfer. The NAT9914 compares data it receives to a 7- or 8-bit byte (ASCII or binary—depending on the BIN bit) in the EOSR in order to detect the end of a block of data.

If the NAT9914 is a Listener and REOS = 1, the END bit is set in Interrupt Status Register 0 (ISR0) whenever the received data byte matches the EOSR. If the NAT9914 is a Talker and XEOS = 1, the END message (GPIB EOI* line asserted low) is sent along with a data byte whenever the data byte matches the EOSR.

Bit	Mnemonic	Description
7–0w	EOS[7-0]	End-of-String bits 7 through 0

Internal Count Register (ICR)

Attributes: Write only

Accessed at the same offset as ACCR

7	6	5	4	3	2	1	0
0	0	1	0	F3	F2	F1	F0

The Internal Count Register (ICR) determines the internal clock frequency of the NAT9914.

Note: The ICR resets to 00100101 (5 MHz).

Bit	Mnemonic	Description
3-0w	F(3-0)	Clock Frequency

These bits, in addition to MICR (ICR2[0]), determine the length of certain delays that are required by the IEEE 488 standard. You should set these bits according to the frequency of the signal driving the CLK pin. For proper operation, set F(3–0) and MICR as follows:

Clock Frequency	MICR	F(3-0)
1	0	0001
2	0	0010
3	0	0011
4	0	0100
5	0	0101
6	0	0110
7	0	0111
8	0	1000
10	1	0101
16	1	1000
20	1	1010

ICR (continued)

For more information, see the *Internal Count Register 2* (*ICR2*) section in Chapter 4, 7210-Mode Interface Registers, and the Set the Clock Frequency section in Chapter 5, Software Considerations.

Interrupt Mask Register 0 (IMR0)

Attributes: Write only

7	6	5	4	3	2	1	0
DMAO	DMAI	BI IE	BO IE	END IE	SPAS IE	RLC IE	MAC IE

Interrupt Status Register 0 (ISR0)

Attributes: Read only

Bits are cleared when read

7	6	5	4	3	2	1	0
INT0	INT1	BI	ВО	END	SPAS	RLC	MAC

ISR0 contains Interrupt Status bits. Interrupt Mask Register 0 (IMR0) contains Interrupt Enable bits that directly correspond to the Interrupt Status bits in ISR0. As a result, ISR0 and IMR0 service six possible interrupt conditions; each condition has an associated Interrupt Status bit and an Interrupt Enable bit. If an Interrupt Enable bit is true when the corresponding status condition or event occurs, the NAT9914 can generate a hardware interrupt request. See the *Generating Hardware Interrupts* section in Chapter 5, *Software Considerations*.

Bits in ISR0 are set and cleared regardless of the status of the Interrupt bits in IMR0. If an interrupt condition occurs at the same time the host interface is reading ISR0, the NAT9914 does not set the corresponding Interrupt Status bit until the read is finished. A hardware reset clears all bits in IMR0.

Bit	Mnemonic	Description
7r	INT0	Interrupt Register 0 Interrupt bit
		INT0 is set when an unmasked status bit in ISR0 is set.
7w	DMAO	DMA Output Enable bit
		If DMAE = 1 (ACCRI[0]), DMAO enables the NAT9914 to assert the ACCRQ* pin as a GPIB Talker. The NAT9914 asserts ACCRQ* when it is ready to accept another byte in the CDOR. ACCRQ* does not assert if the NAT9914 is not a Talker. See the <i>Using DMA/The ACCRQ* Pin</i> section in Chapter 5, <i>Software Considerations</i> .
		If $DMAE = 0$, write 0 to $DMAO$.

Bit	Mnemonic	Description
6r	INT1	Interrupt Register 1 Interrupt bit
		INT1 is set when an unmasked status bit in Interrupt Status Register 1 (ISR1) is set.
6w	DMAI	DMA Input Enable bit
		If DMAE = 1 (ACCRI[0]), DMAI enables the NAT9914 to assert the ACCRQ* pin as a GPIB Listener. The NAT9914 asserts ACCRQ* when the DIR contains a byte for the host interface to read. See the <i>Using DMA/The ACCRQ* Pin</i> section in Chapter 5, <i>Software Considerations</i> .
		If $DMAE = 0$, write 0 to $DMAI$.
5r 5w	BI BI IE	Byte In bit Byte In Interrupt Enable bit
		BI indicates that a data byte has been received in the DIR. An RFD holdoff must be cleared before the NAT9914 accepts the next data byte.
		BI is set by LACS & ACDS & ~(continuous mode)
		BI is cleared by swrst + (read ISR0) + (read DIR)
4r 4w	BO BO IE	Byte Out bit Byte Out Interrupt Enable bit
		BO indicates that the NAT9914 is the Active Controller or Talker and that the CDOR does not contain a byte to send over the GPIB. BO sets again after each byte has been sent and the source handshake has returned to SGNS.
		BO is set by (CACS + TACS) & SGNS & ~nba
		BO is cleared by swrst + (read ISR0) + (write CDOR)

Bit	Mnemonic	Description
3r 3w	END END IE	End Received bit End Received Interrupt Enable bit
		END sets when the NAT9914, as a Listener, receives a data byte satisfying the END condition. A data byte satisfies the END condition if one of the following conditions is true:
		• REOS = 1 and the data byte matches the contents of the EOSR.
		• NLEN = 1 and the data byte matches the ASCII new line character (hex 0A).
		• The GPIB EOI signal is asserted when the byte is received.
		That is, END is set by (EOI + EOS & REOS + NL & NLEN) & LACS & ACDS
		END is cleared by swrst + (read ISR0)
2r 2w	SPAS SPAS IE	Serial Poll Active State bit Serial Poll Active State Interrupt Enable bit
		SPAS indicates that the Controller has serial polled the NAT9914 in response to the NAT9914 requesting service.
		SPAS is set by [STRS & SPAS & APRS] becoming false
		SPAS is cleared by swrst + (read ISR0)
1r 1w	RLC RLC IE	Remote/Local Change bit Remote/Local Change Interrupt Enable bit
		RLC is set when a change occurs in the REM bit, ADSR[7]r. See the <i>Remote/Local State Considerations</i> section in Chapter 5, <i>Software Considerations</i> .
		RLC is cleared by swrst + (read ISR0)

Bit	Mnemonic	Description
0r 0w	MAC MAC IE	My Address Change bit My Address Change Interrupt Enable bit
		MAC indicates that the NAT9914 has received a command from the Controller and that this command has changed the addressed state of the NAT9914.
		If the NAT9914 is using secondary addressing, MAC sets only when the NAT9914 becomes unaddressed. If edpa = 1, MAC does not set when the Controller readdresses the NAT9914 at the NAT9914's other primary address.
		MAC is set by ACDS & (MTA & ~TADS & ~APT IE + OTA & TADS + MLA & ~LADS & ~APT IE + UNL & LADS)
		MAC is cleared by swrst + (read ISR0)

Interrupt Mask Register 1 (IMR1)

Attributes: Write only

7	6	5	4	3	2	1	0
GET IE	ERR IE	UNC IE	APT IE	DCAS IE	MA IE	SRQ IE	IFC IE

Interrupt Status Register 1 (ISR1)

Attributes: Read only

Bits are cleared when read

_	7	6	5	4	3	2	1	0
	GET	ERR	UNC	APT	DCAS	MA	SRQ	IFC

ISR1 contains Interrupt Status bits. Interrupt Mask Register 1 (IMR1) contains Interrupt Enable bits that directly correspond to the Interrupt Status bits in ISR1. As a result, ISR1 and IMR1 service interrupt conditions; each condition has an associated Interrupt Status bit and an Interrupt Enable bit. If an Interrupt Enable bit is true when the corresponding status condition or event occurs, the NAT9914 can generate a hardware interrupt request. See the *Generating Hardware Interrupts* section in Chapter 5, *Software Considerations*.

Bits in ISR1 are set and cleared regardless of the status of the Interrupt bits in IMR1. If an interrupt condition occurs at the same time the host interface is reading ISR1, the NAT9914 does not set the corresponding Interrupt Status bit until the read is finished. A hardware reset clears all bits in IMR1.

The interrupts GET, UNC, APT, DCAS, and MA are set in response to commands received over the bus. If the corresponding Interrupt Enable bit is set, a DAC holdoff occurs when the interrupt sets.

Bit	Mnemonic	Description
7r 7w	GET GET IE	Group Execute Trigger bit Group Execute Trigger Interrupt Enable bit
		GET indicates that the NAT9914 received the GPIB GET command while the NAT9914 was a GPIB Listener.

Bit	Mnemonic	Description
		If GET IE = 1, a DAC holdoff occurs when the interrupt condition occurs. The TR pin goes high when the interrupt condition occurs and remains high until the DAC holdoff is released.
		If GET IE = 0, the TR pin pulses high.
		GET is set by GET & LADS & ACDS
		GET is cleared by swrst + (read ISR1)
6r 6w	ERR ERR IE	Error bit Error Interrupt Enable bit
		ERR sets when the Source Handshake becomes active (enters the Source Delay State, or SDYS) and finds that the NDAC and NRFD lines are both unasserted on the GPIB. This condition indicates that there are no acceptors on the GPIB.
		ERR is set by SDYS & EXTDAC & RFD
		ERR is cleared by swrst + (read ISR1)
5r 5w	UNC UNC IE	Unrecognized Command bit Unrecognized Command Interrupt Enable bit
		UNC flags the occurrence of several types of GPIB commands. UNC sets when the NAT9914 accepts any unrecognized Universal Command Group (UCG) command.
		If the NAT9914 is an addressed Listener, UNC sets when the NAT9914 accepts any unrecognized Addressed Command Group (ACG) command.

Bit Mnemonic Description

UNC flags the first secondary command that the NAT9914 accepts after the host interface issues the Pass Through Next secondary auxiliary command. UNC can also flag the occurrence of commands that you specify when you set the AUXRE[3–2]w or AUXRF[3–0]w bits.

If UNC IE = 1, the NAT9914 performs a DAC holdoff when UNC sets. The host interface releases the DAC holdoff by issuing the Release DAC Holdoff auxiliary command. Read undefined commands by using the CPTR.

UNC is set by

ACDS & UCG & ~(LLO + SPE + SPD + DCL + PPU & PP1)

+ ACDS & ACG & ~(GET + GTL + SDC + TCT + PPC & PP1) & LADS

+ SCG & PTS & ACDS

+ DHADT & GET & ACDS

+ DHADC & (SDC + DCL) & ACDS

+ DHATA & TAG & ~UNT & ACDS

+ DHALA & LAG & ~UNL & ACDS

+ DHUNTL & (UNT + UNL) & ACDS

+ DHALL & ATN & ACDS

UNC is cleared by swrst + (read ISR1)

4r APT 4w APT IE Address Pass Through bit Address Pass Through Interrupt Enable bit

Setting APT IE enables secondary addressing. If the last primary command accepted was a primary talk or listen address of the NAT9914, APT sets when the NAT9914 accepts a secondary command. The secondary command is a secondary GPIB address that can be read in the CPTR. See the *Implementing One Logical Device:* Extended Addressing section in Chapter 5, Software Considerations.

Note: When the host interface uses secondary addressing, it must check APT.

Bit	Mnemonic	Description
		If APT IE = 1, the NAT9914 performs a DAC holdoff when APT sets. The host interface releases the DAC holdoff by issuing the Release DAC Holdoff auxiliary command.
		APT is set by (TPAS + LPAS) & SCG & ACDS
		APT is cleared by swrst + (read ISR1)
3r 3w	DCAS DCAS IE	Device Clear Active State bit Device Clear Active State Interrupt Enable bit
		DCAS indicates that either the NAT9914 received the GPIB Device Clear (DCL) command or that the NAT9914 was a Listener and received the GPIB Selected Device Clear (SDC) command.
		If DCAS IE = 1, the NAT9914 performs a DAC holdoff when DCAS sets. The host interface releases the DAC holdoff by issuing the Release DAC Holdoff auxiliary command.
		DCAS is set by ACDS & (DCL + SDC & LADS)
		DCAS is cleared by swrst + (read ISR1)
2r 2w	MA MA IE	My Address bit My Address Interrupt Enable bit
		MA sets when the NAT9914 accepts its primary talk or listen address.
		If MA IE = 1, the NAT9914 performs a DAC holdoff when MA sets. The host interface releases the DAC holdoff by issuing the Release DAC Holdoff auxiliary command.

Bit	Mnemonic	Description
		MA is set by (MLA + MTA) & ACDS & ~SPMS & ~APT IE
		MA is cleared by swrst + (read ISR1)
1r 1w	SRQ SRQ IE	Service Request bit Service Request Interrupt Enable bit
		The SRQ bit indicates that the NAT9914 received a GPIB SRQ message while the NAT9914 was the CIC.
		The SRQ bit is cleared by swrst + (read ISR1)
Or Ow	IFC IFC IE	Interface Clear bit Interface Clear Interrupt Enable bit
		IFC sets on the assertion of the GPIB IFC signal.
		IFC is cleared by swrst + (read ISR1)

Interrupt Mask Register 2 (IMR2)

7	6	5	4	3	2	1	0
GLINT	STBO IE	NLEN	0	LLOC IE	ATNI IE	0	CIC IE

Interrupt Status Register 2 (ISR2)

Attributes: Read only

_	7	6	5	4	3	2	1	0
	nba	STBO	NL	EOS	LLOC	ATNI	X	CIC

ISR2 contains Interrupt Status bits and Internal Status bits. IMR2 contains Interrupt Enable bits and Internal Control bits. As a result, ISR2 and IMR2 service several possible interrupt conditions; each condition has an associated Interrupt Status bit and an Interrupt Enable bit. If an Interrupt Enable bit is true when the corresponding status condition or event occurs, the NAT9914 can generate a hardware interrupt request. See the *Generating Hardware Interrupts* section in Chapter 5, *Software Considerations*.

Bits in ISR2 are set and cleared regardless of the status of the Interrupt bits in IMR2. If an interrupt condition occurs at the same time the host interface is reading ISR2, the NAT9914 does not set the corresponding Interrupt Status bit until the read is finished. A hardware reset clears all bits in IMR2 except the Global Interrupt Enable (GLINT) bit.

Bit	Mnemonic	Description
7r nba		New Byte Available local message bit
		nba is true when the local variable nba is true. nba is set on writes to the CDOR and cleared on entrance to the Source Transfer State (STRS), pon, or nbaf.
7w	GLINT	Global Interrupt Enable bit
		GLINT enables the NAT9914 to assert the INT* pin. If GLINT = 0, INT* does not assert. See the <i>Generating Hardware Interrupts</i> section in Chapter 5, <i>Software Considerations</i> .

Bit	Mnemonic	Description
6r 6w	STBO STBO IE	Status Byte Out bit Status Byte Out Interrupt Enable bit
		STBO is set when the NAT9914 enters SPAS when STBO IE = 1. After STBO sets, the control program should write the current STB to the SPMR. The current Status Byte (STB) is then transmitted to the GPIB as the STB. Writing the SPMR clears STBO.
		STBO IE determines how the NAT9914 requests service and responds to serial polls.
		If STBO IE = 0, the rsv bit in the SPMR can be used to request service. When the GPIB Controller serial polls the NAT9914, the NAT9914 transmits the current value of the SPMR.
		If STBO IE = 1, the rsv bit in the SPMR has no effect on the Service Request (SR1 function and rsv must be generated through the reqt auxiliary command. When the GPIB Controller serial polls the NAT9914, STBO sets. In response to STBO, the host interface writes a byte to the SPMR, then the NAT9914 transmits this byte as the Serial Poll response.
		For more information, see the <i>IEEE 488.2 Service Requesting</i> section and the <i>Responding to Serial Polls</i> section in Chapter 5, <i>Software Considerations</i> .
		STBO is set by STBO IE & SPAS
		STBO is cleared by swrst + (write SPMR) + ~SPAS
5r	NL	New Line Receive bit
		NL indicates that the last data byte that the NAT9914 received was an ASCII new line character.
		NL is set by LACS & NL & ACDS
		NL is cleared by swrst + (LACS & ~NL & ACDS)

Bit	Mnemonic	Description
5w	NLEN	New Line End Enable bit
		If NLEN = 1, the NAT9914 treats the 7-bit ASCII new line character (0A hex) as an EOS character. The Acceptor Handshake function responds to the acceptance of a new line character in the same manner as if EOI were sent.
4r	EOS	End-of-String bit
		EOS indicates that REOS = 1 and that the last data byte the NAT9914 received matched the contents of the EOSR.
		EOS is set by LACS & EOS & REOS & ACDS
		EOS is cleared by swrst + (LACS & ~EOS & ACDS) + ~REOS
3r 3w	LLOC LLOC IE	Local Lockout Change bit Local Lockout Change Interrupt Enable bit
		LLOC is set by any change in the LLO bit
		LLOC is cleared by ch_rst + (read ISR0)
		See the <i>Remote/Local State Considerations</i> section in Chapter 5, <i>Software Considerations</i> .
2r 2w	ATNI ATNI IE	ATN Interrupt bit ATN Interrupt Enable bit
		ATN is set by (ATN) becoming true
		ATN is cleared by ch_rst + read ISR0
1r	X	Don't care bit

Bit	Mnemonic	Description
0r 0w	CIC CIC IE	Controller-In-Charge bit Controller-In-Charge Interrupt Enable bit
		CIC indicates whether the NAT9914 is the Controller-in-Charge.
		$CIC = \sim (CIDS + CADS)$

Parallel Poll Register (PPR)

Attributes: Write only

7	6	5	4	3	2	1	0	_
PP8	PP7	PP6	PP5	PP4	PP3	PP2	PP1	ĺ

Bit Mnemonic Description

7-0w PP8-PP1

When a Controller initiates a parallel poll, the NAT9914 drives the contents of the PPR on the GPIB DIO lines using open-collector drivers. If PP8–PP1 = 00 (hex), none of the lines (DIO(8–1)) are asserted during a parallel poll.

The PPR is double buffered. If the PPR is written during a parallel poll, the new value is held until the parallel poll ends. When the parallel poll ends, the register is updated, so the control program can update the parallel poll response asynchronously to the GPIB.

A hardware reset or the ch_rst auxiliary command clears PPR. The host interface can load PPR while swrst = 1.

See the *Responding to Parallel Polls* section in Chapter 5, *Software Considerations*.

Serial Poll Mode Register (SPMR)

Attributes:	Write only
-------------	------------

	7	6	5	4	3	2	1	0
Γ	S8	rsv/RQS	S6	S5	S4	S3	S2	S1

Serial Poll Status Register (SPSR)

Attributes: Read only

7	6	5	4	3	2	1	0
S8	PEND	S 6	S5	S4	S3	S2	S1

Bit	Mnemonic	Description	
7r, 7w	S8	Serial Poll Status bit 8	
5–0r,	S[6–1]	Serial Poll Status bits 6 through 1	

5–0w

These bits send device- or system-dependent status information over the GPIB when the Controller serial polls the NAT9914.

When STBO IE = 0, the NAT9914 transmits a byte of status information, SPMR[7–0], to the CIC if the CIC serial polls the NAT9914. The SPMR bits S[8, 6–1] are double buffered. If the host interface writes to the SPMR during a serial poll when SPAS is active, the NAT9914 saves the value. The NAT9914 updates the SPMR when the NAT9914 exits SPAS.

When STBO IE = 1 and the Controller serial polls the NAT9914, the STBO interrupt condition sets. The host interface should write the STB and the Request Service (RQS) bit to the SPMR in response to an STBO interrupt.

Issuing the ch_rst auxiliary command clears these bits.

SPMR/SPSR (continued)

Bit	Mnemonic	Description
6r	PEND	Pending bit
		PEND sets when rsv = 1. PEND clears when the NAT9914 is in the Negative Poll Response State (NPRS) and the local rsv message is false. By reading the PEND status bit, you can confirm that a request was accepted and that the STB was transmitted (PEND = 0).
6w	rsv/RQS	Request Service/ RQS bit
		When STBO IE = 0, bit 6 is the rsv bit. The rsv bit generates the GPIB local rsv message. When rsv = 1 and the GPIB Controller is not serial polling the NAT9914, the NAT9914 enters the SRQS and asserts the GPIB SRQ signal. When the Controller reads the STB during the poll, the NAT9914 clears rsv. The rsv bit is also cleared by a hardware reset or by writing 0 to it. Issuing the ch_rst auxiliary command also clears rsv.
		When STBO IE = 1, bit 6 is the RQS bit. When the Controller serial polls the NAT9914, the STBO interrupt condition sets. The host interface should write the STB and the RQS bit to the SPMR in response to an STBO interrupt. The NAT9914 transfers the STB and RQS to the Controller during that particular serial poll. A hardware reset clears RQS. Issuing the ch_rst auxiliary command also clears RQS.
		See the <i>Requesting Service</i> section in Chapter 5, <i>Software Considerations</i> .

Chapter 4 7210-Mode Interface Registers

This chapter contains NAT9914 address maps and detailed descriptions of the NAT9914 interface registers in 7210 mode. For 9914-mode register descriptions, see Chapter 3, 9914-Mode Interface Registers.

7210 Register Map

Table 4-1 is the register bit map for the NAT9914 in 7210 mode.

Notice that bold-ruled cells distinguish seven registers that are accessible only when the Page-In state is true. Refer to *The Page-In State* section that immediately follows the register map for more information.

Table 4-1. 7210-Mode Register Map

Ke	<u>y</u>]					
	R W	= 7210-Mo = Read Re = Write Re	ode Paged I gister egister	Registers						
		7	6	5	4	3	2	1	0	
DIR	+0	DIO8	DIO7	DIO6	DIO5	DIO4	DIO3	DIO2	DIO1	R
CDOR	+0	DIO8	DIO7	DIO6	DIO5	DIO4	DIO3	DIO2	DIO1	w
			•		,			,		•
ISR1	+1	СРТ	APT	DET	END RX	DEC	ERR	DO	DI	R
IMR1	+1	CPT IE	APT IE	DET IE	END IE	DEC IE	ERR IE	DOIE	DI IE	w
]										
ISR2	+2	INT	SRQI	LOK	REM	œ	LOKC	REMC	ADSC	R
IMR2	+2	0	SRQI IE	DMAO	DMAI	COIE	LOKC IE	REMC IE	ADSC IE	2
Ì										
SPSR	+3	S8	PEND	S6	S5	S4	S3	S2	S1	R
VSR	+3	V3	V2	V1	V0	X	X	X	X	R
ICR2	+3	1	0	SLOW	0	0	0	0	MICR	w
SPMR	+3	S8	rsv/RQS	S6	S5	S4	S3	S2	S1	w
Ì										
ADSR	+4	CIC	ATN*	SPMS	LPAS	TPAS	LA	TA	MJMN	R
ADMR	+4	ton	lon	TRM1	TRM0	0	0	ADM1	ADM0	w
CPTR	+5	CPT7	СРТ6	CPT5	CPT4	СРТЗ	CPT2	CPT1	CPT0	R
SASR	+5	nba	AEHS	ANHS1	ANHS2	ADHS	ACRDY	SH1A	SH1B	R
AUXMR	+5	AUX7	AUX6	AUX5	AUX4	AUX3	AUX2	AUX1	AUX0	w
1										
ADR0	+6	X	DT0	DL0	AD5-0	AD4-0	AD3-0	AD2-0	AD1-0	R
ISR0	+6	nba	STBO	NL	EOS	IFCI	ATNI	X	SYNC	R
IMR0	+6	GLINT	STBO 1E	NLEN	вто	IFCI IE	ATNI IE	0	SYNC IE	w
ADR	+6	ARS	DT	DL	AD5	AD4	AD3	AD2	AD1	w
ADR1	+7	EOI	DT1	DL1	AD5-1	AD4-1	AD3-1	AD2-1	AD1-1	R
BSR	+7	ATN	DAV	NDAC	NRFD	EOI	SRQ	IFC	REN	R
BCR	+7	ATN	DAV	NDAC	NRFD	EOI	SRQ	IFC	REN	w
EOSR	+7	EOS7	EOS6	EOS5	EOS4	EOS3	EOS2	EOS1	EOS0	w
<u> </u>			<u> </u>		L	<u> </u>		L	<u> </u>	.1

The Page-In State

At some offsets, Table 4-1 shows two readable or two writable registers. The registers in the bold-ruled cells in Table 4-1 are accessible only when the Page-In state is true. For each register in a bold-ruled cell, the corresponding register in a non-bold-ruled cell is accessible only when the Page-In state is false.

How to Page-In

The NAT9914 enters the Page-In state when the host interface writes the Page-In auxiliary command to the Auxiliary Mode Register (AUXMR). The NAT9914 registers appear at their Page-In state offset for the first register access after the Page-In command. The NAT9914 leaves the Page-In state at the end of the first register access after the Page-In command.

Hidden Registers

In addition to the registers shown in Table 4-1, the NAT9914 contains hidden registers. All hidden registers are write-only registers. Two or more hidden registers can appear at the same offset. When you write an 8-bit pattern to these offsets, some of the bits determine which hidden register will be written. The other bits represent the value written to the register.

Address Register Map

The NAT9914 has two address registers: ADR1 and ADR0. Table 4-1 shows the offsets for the readable portion of ADR1 and ADR0. The writable portion of ADR0 and ADR1 appears at the offset of the Address Register (ADR) shown in Table 4-1. Table 4-2 shows the bit map for the two writable address registers.

Register	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ADR0	0	DT0	DL0	AD5-0	AD4-0	AD3-0	AD2-0	AD1-0
ADR1	1	DT1	DL1	AD5-1	AD4-1	AD3-1	AD2-1	AD1-1

Table 4-2. Hidden Registers at Offset 6 (ADR)

Auxiliary Mode Register Map

Several hidden registers appear at the AUXMR offset. Table 4-3 shows these hidden registers.

Bit 6 Register Bit 7 Bit 5 Bit 4 Bit 3 Bit 2 Bit 0 Bit 1 0 U S P3 P2 PPR P1 1 0 0 BIN REOS HLDE **AUXRA** XEOS HLDA **AUXRB** 1 0 1 ISS INV TRI SPEOI CPT **ENABLE** 1 1 0 0 DHADT DHADC DHDT DHDC **AUXRE** AUXRF 1 1 0 1 DHATA DHALA DHUNTL DHALL AUXRG 0 1 0 0 NTNL RPP2 DISTCT CHES **AUXRI** 1 1 1 0 USTD PP2 0 SISB **ICR** 0 0 1 0 F3 F2 F1 F0

Table 4-3. Hidden Registers at Offset 5 (AUXMR)

Register Bit Descriptions

Some 7210-mode registers and 9914-mode registers share identical names. The 9914-mode registers are described in Chapter 3, *9914-Mode Interface Registers*. If you are using the NAT9914 in 7210 mode, be sure to read the proper description for the 7210-mode registers.

All registers are listed in alphabetical order. The registers are alphabetized according to their mnemonics.

Address Mode Register (ADMR)

Attributes: Write only

7	6	5	4	3	2	1	0
ton	lon	TRM1	TRM0	0	0	ADM1	ADM0

The host interface can put the NAT9914 into one of six GPIB addressing modes by writing to the Address Mode Register (ADMR). The values of ADMR (7–6; 3–0) are undefined after a hardware reset. Before the host interface can clear Power On (pon), it must write a valid pattern to the ADMR.

Table 4-4. Valid ADMR Patterns

Hex Value	GPIB Addressing Mode
of ADMR*	
30	No Addressing
	The Controller cannot address the NAT9914 to become a Talker or Listener in no-addressing mode.
31	Normal Dual Addressing
	The NAT9914 can implement one or two logical devices by using normal dual addressing.
	See the GPIB Addressing section in Chapter 5, Software Considerations.
32	Extended Single Addressing
	Extended single addressing mode implements the Extended Listener and Extended Talker functions, as defined in the IEEE 488 standard, without intervention from the host interface.
	See the GPIB Addressing section in Chapter 5, Software Considerations.
33	Extended Dual Addressing
	Extended dual addressing mode implements the Extended Listener and Extended Talker functions, as defined in the IEEE 488 standard. This mode requires intervention from the host interface.
	See the GPIB Addressing section in Chapter 5, Software Considerations.

ADMR (continued)

Table 4-4. Valid ADMR Patterns (Continued)

Hex Value of ADMR*	GPIB Addressing Mode					
70	Listen Only (lon)					
	The NAT9914 becomes a GPIB Listener and enters the Listener Active State (LACS). Do not use lon if a GPIB Controller is present in the GPIB system.					
	The host interface should write a hex 30 (No Addressing) to the ADMR immediately after writing lon to the ADMR. To force the NAT9914 to exit LACS, issue the local unlisten (lul) auxiliary command.					
В0	Talk Only (ton)					
	The NAT9914 becomes a GPIB Talker. Do not use ton if a GPIB Controller is present in the GPIB system.					
	The host interface should write a hex 30 (No Addressing) to the ADMR immediately after writing ton to the ADMR. To force the NAT9914 to exit the Talker Active State (TACS), issue the local untalk (lut) auxiliary command.					
* The hex v	* The hex values in Table 4-4 assume that TRM1 = 1 and TRM0 = 1.					

Bit	Mnemonic	Description
5–4w	TRM[1-0]	Transmit/Receive Mode bits
		These bits have no effect. A hardware reset clears TRM1 and TRM0.

Address Register (ADR)

Attributes: Write only

7	6	5	4	3	2	1	0
ARS	DT	DL	AD5	AD4	AD3	AD2	AD1

Writing to the ADR loads the internal registers ADR0 and ADR1. You must load both ADR0 and ADR1 for all addressing modes.

Bit	Mnemonic	Description
7w	ARS	Address Register Select bit
		If $ARS = 1$, writing to the ADR loads the seven low-order bits of ADR into internal register ADR1. If $ARS = 0$, writing to the ADR loads the seven low-order bits into ADR0.
6w	DT	Disable Talker bit
		DT = 1 disables recognition of the GPIB talk address formed from AD[5–1]. ADR0 and ADR1 have independent DT bits.
5w	DL	Disable Listener bit
		DL = 1 disables recognition of the GPIB listen address formed from AD[5–1]. ADR0 and ADR1 have independent DL bits.
4–0w	AD[5-1]	NAT9914 GPIB Address bits 5 through 1
		These bits specify the GPIB address of the NAT9914. The corresponding GPIB talk address is formed by adding hex 40 to AD[5–1], while the corresponding GPIB listen address is formed by adding hex 20 to AD[5–1]. The value written to AD[5–1] should not be 11111 (binary), because the corresponding talk and listen addresses would conflict with the GPIB Untalk (UNT) and GPIB Unlisten (UNL) commands.
		ADR0 and ADR1 have independent AD[5-1] bits.

Address Register 0 (ADR0)

Attributes: Read only

7	6	5	4	3	2	1	0
X	DT0	DL0	AD5-0	AD4-0	AD3-0	AD2-0	AD1–0

Address Register 0 (ADR0) reflects the internal GPIB address status of the NAT9914. In extended single addressing mode, ADR0 indicates the address and enable bits for the primary GPIB address of the NAT9914. In the dual primary addressing modes, ADR0 indicates the NAT9914 major primary GPIB address.

Bit	Mnemonic	Description
7r	X	Reads back a 1 or 0.
6r	DT0	Disable Talker 0 bit
		If DT0 = 1, the primary (or major) Talker function is not enabled, and ADR0 is not compared with GPIB Talker addresses.
		If DT0 = 0, the NAT9914 responds to a GPIB talk address matching bits AD[5–0 through 1–0].
5r	DL0	Disable Listener 0 bit
		If $DL0 = 1$, the primary (or major) Listener function is not enabled, and ADR0 is not compared with GPIB Listener addresses.
		If DL0 = 0, the NAT9914 responds to a GPIB listen address matching bits AD[5–0 through 1–0].
4–0r	AD[5-0 - 1-0]	NAT9914 GPIB Address bits 5–0 through 1–0
		These are the lower 5 bits of the NAT9914 GPIB primary (or major) address. The primary talk address is formed by adding hex 40 to AD[5–0 through 1–0], while the primary listen address is formed by adding hex 20.

Address Register 1 (ADR1)

Attributes: Read only

_	7	6	5	4	3	2	1	0
	EOI	DT1	DL1	AD5-1	AD4-1	AD3-1	AD2-1	AD1-1

Address Register 1 (ADR1) indicates the status of the GPIB address and enable bits for the secondary address of the NAT9914 if extended single addressing is used. ADR1 indicates the minor primary address of the NAT9914 if dual primary addressing is used.

Bit	Mnemonic	Description
7r	EOI	End-or-Identify bit
		EOI indicates the value of the GPIB EOI line that is latched when a data byte is received by the NAT9914 GPIB Acceptor Handshake (AH) function. If EOI = 1, the EOI line was asserted with the received byte. EOI is cleared by issuing the Chip Reset auxiliary command. EOI is updated after each byte is received.
6r	DT1	Disable Talker 1 bit
		If DT1 = 1, the secondary (or minor) Talker function is not enabled—that is, the GPIB secondary address (or minor primary talk address) is not compared with this register.
5r	DL1	Disable Listener 1 bit
		If DL1 = 1, the secondary (or minor) Listener function is not enabled—that is, the GPIB secondary address (or minor primary listen address) is not compared with this register.
4–0r	AD[5-1 - 1-1]	NAT9914 GPIB Address bits 5–1 through 1–1
		These bits indicate the NAT9914 secondary or minor address. Form the secondary address by adding hex 60 to bits AD[5–1 through 1–1]. Form the minor talk address by adding hex 40 to AD[5–1 through 1–1]. Form the listen address by adding a hex 20.

Address Status Register (ADSR)

Attributes: Read only

7	6	5	4	3	2	1	0
CIC	ATN*	SPMS	LPAS	TPAS	LA	TA	MJMN

The Address Status Register (ADSR) contains information that you can use to monitor the NAT9914 GPIB address status.

Bit	Mnemonic	Description
7r	CIC	Controller-In-Charge bit
		$CIC = \sim (CIDS + CADS)$
		CIC indicates that the NAT9914 GPIB Controller function is either in an active state with ATN* asserted or a standby state with ATN* unasserted. The Controller function is in an idle state (CIDS or CADS) if CIC = 0 .
6r	ATN*	Attention* bit
		ATN* is a status bit that indicates the current level of the GPIB ATN* signal. If ATN* = 0, the GPIB ATN* signal is asserted.
5r	SPMS	Serial Poll Mode State bit
		If SPMS = 1, the NAT9914 GPIB Talker (T) or Talker Extended (TE) function is enabled to participate in a serial poll.
		SPMS is set by SPE & ACDS
		SPMS is cleared by (SPD & ACDS) + pon + IFC

ADSR (continued)

Bit	Mnemonic	Description
4r	LPAS	Listener Primary Addressed State bit
		LPAS indicates that the NAT9914 has received its primary listen address. See the <i>Address Mode Register</i> (<i>ADMR</i>) section, which is located earlier in this chapter.
		LPAS is cleared by (PCG & ~MLA & ACDS) + pon
3r	TPAS	Talker Primary Addressed State bit
		TPAS indicates that the NAT9914 has received its primary GPIB talk address. See the <i>Address Mode Register (ADMR)</i> section, which is located earlier in this chapter.
		TPAS is cleared by (PCG & ~MTA & ACDS) + pon
2r	LA	Listener Active bit
		LA = 1 when the NAT9914 has been addressed or programmed as a GPIB Listener—that is, the NAT9914 is in the LACS or the Listener Addressed State (LADS). The NAT9914 is addressed to listen when it receives its listen address from the CIC. The NAT9914 can also be programmed to listen by using the Listen-Only (lon) bit in the ADMR.
		If the NAT9914 is addressed to talk, it is automatically unaddressed to listen.
		LA is also cleared by (UNL & ACDS) + IFC + pon + (lun & CACS) + lul
1r	TA	Talker Active bit
		TA = 1 when the NAT9914 has been addressed or programmed as the GPIB Talker—that is, the NAT9914 is in the TACS, the Talker Addressed State (TADS), or the

ADSR (continued)

Bit Mnemonic Description

Serial Poll Active State (SPAS). The NAT9914 can be addressed to talk when it receives its talk address from the CIC. It can also be programmed to talk by using the Talk-Only (ton) bit in the ADMR.

If the NAT9914 is addressed to listen, it is automatically unaddressed to talk.

TA is also cleared by (OTA & ACDS) + IFC + pon + lut

Or MJMN Major-Minor bit

MJMN indicates whether the information in the other ADSR bits applies to the NAT9914 major or minor Talker and Listener functions. MJMN = 1 when the NAT9914 receives its GPIB minor talk address or minor listen address. MJMN clears when the NAT9914 receives its major talk or major listen address. The pon message also clears MJMN.

Note: Only one Talker or Listener can be active at a time. The MJMN bit indicates which, if either, of the NAT9914 Talker and Listener functions is addressed or active.

MJMN is always 0 unless the normal or extended dual primary addressing mode is enabled. See the *Address Mode Register (ADMR)* section, which is located earlier in this chapter.

Auxiliary Mode Register (AUXMR)

Attributes: Write only

Permits access to hidden registers

7	6	5	4	3	2	1	0
AUX7	AUX6	AUX5	AUX4	AUX3	AUX2	AUX1	AUX0

Use the AUXMR to issue auxiliary commands and to write the following eight hidden registers:

- Parallel Poll Register (PPR)
- Auxiliary Register A (AUXRA)
- Auxiliary Register B (AUXRB)
- Auxiliary Register E (AUXRE)
- Auxiliary Register F (AUXRF)
- Auxiliary Register G (AUXRG)
- Auxiliary Register I (AUXRI)
- Internal Counter Register (ICR)

Note: You should issue commands at intervals of at least 4 clock periods.

For more information, see the *Hidden Registers* section, which is located earlier in this chapter.

AUXMR (continued)

Table 4-5 summarizes the AUXMR auxiliary commands and Table 4-6 describes the AUXMR auxiliary commands.

Table 4-5. Auxiliary Command Summary

Hex Code*	Auxiliary Command
00	Immediate Execute Power-On (pon)
01	Clear Parallel Poll Flag (~ist)
02	Chip Reset (chip_reset)
03	Finish Handshake (rhdf)
04	Trigger (trig)
05	Clear Or Pulse Return To Local (rtl)
06	Send EOI (seoi)
07	Nonvalid Secondary Command Or Address (nonvalid)
08†	Request Control Command (rqc)
09	Set Parallel Poll Flag (ist)
0A†	Release Control Command (rlc)
0B†	Untalk Command (lut)
0C†	Unlisten Command (lul)
0D	Set Return To Local (rtl)
0E†	New Byte Available False (nbaf)
0F	Valid Secondary Command or Address (valid)
10	Go To Standby (gts)

AUXMR (continued)

Table 4-5. Auxiliary Command Summary (Continued)

Hex Code*	Auxiliary Command
11 12 1A	Take Control Asynchronously (tca) Take Control Synchronously (tcs) Take Control Synchronously On End (tcse)
13 1B 1C	Listen (ltn) Listen In Continuous Mode (ltn and cont) Local Unlisten (lun)
14	Disable System Control (~rsc)
15†	Switch To 9914 Mode Command (sw9914)
16 1E	Clear IFC (~sic & rsc) Set IFC (sic & rsc)
17 1F	Clear REN (~sre & rsc) Set REN (sre & rsc)
18† 19†	Request rsv True (reqt) Request rsv False (reqf)
1D	Execute Parallel Poll (rppl)
50†	Page-In Additional Registers (page-in)
51†	Holdoff Handshake Immediately (hldi)
54†	Clear DET (ISR1[5]r) Command
55†	Clear END (ISR1[4]r) Command
56†	Clear DEC (ISR1[3]r) Command
57†	Clear ERR (ISR1[2]r) Command
58†	Clear SRQI (ISR2[6]r) Command
59†	Clear LOKC (ISR2[2]r) Command
5A†	Clear REMC (ISR2[1]r) Command

AUXMR (continued)

Table 4-5. Auxiliary Command Summary (Continued)

Hex Code*	Auxiliary Command		
5B†	Clear ADSC (ISR2[0]r) Command		
5C†	Clear IFCI (ISR0[3]r) Command		
5D†	Clear ATNI (ISR0[2]r) Command		
5E† 5F†	Clear SYNC (ISR0[0]r) Command Set SYNC (ISR0[0]r) Command		
 Represents all eight bits of the AUXMR. Denotes an auxiliary command not available in the NEC μPD7210. 			

AUXMR (continued)

Table 4-6. Auxiliary Command Description

Data Pattern (Hex)	Description		
00	Immediate Execute Power-On (pon)		
	The Immediate Execute Power-On auxiliary command sets the local pon message true, then clears it. If the local pon message is already asserted, the pon auxiliary command simply clears the local pon message. The following figure illustrates the behavior of the local pon message:		
	start of pon aux. command pulse end of pon aux. command pulse		
	chip_reset aux. command		
	When the local pon message is true, the NAT9914 holds all GPIB interface functions in their idle states.		
01 09	Clear Parallel Poll Flag (~ist) Set Parallel Poll Flag (ist)		
	These commands set and clear the Parallel Poll Flag. The value of the Parallel Poll Flag is used as the local message ist when AUXRB[4]w = 0. The value of the Service Request State (SRQS) is used as ist when ISS = 1. The Chip Reset auxiliary command or a hardware reset clears ist.		

AUXMR (continued)

Table 4-6. Auxiliary Command Description (Continued)

Data Pattern (Hex)	Description		
02	Chip Reset		
	The Chip Reset auxiliary command resets the NAT9914 to the following conditions:		
	The local pon message is set and the interface functions are placed in their idle states.		
	The Serial Poll Mode Register (SPMR) bits are cleared.		
	• The TRM[1–0] bits are cleared.		
	The EOI bit is cleared.		
	The AUXRA, AUXRB, AUXRE, AUXRF, AUXRG, and AUXRI registers are cleared.		
	The Parallel Poll Flag is cleared.		
	The Bus Control Register (BCR) is cleared.		
	The interface functions remain in their idle states until they are released by an Immediate Execute pon command. While the interface functions are in their idle states, the host interface can program the NAT9914 writable bits to their desired states.		
03	Finish Handshake (rhdf)		
	The Finish Handshake command finishes a GPIB handshake that was stopped because of a Holdoff On RFD condition.		
04	Trigger (trig)		
	The Trigger command generates a high pulse on the TR pin. The Device Execute Trigger (DET) bit is not set by issuing the Trigger command.		

AUXMR (continued)

Table 4-6. Auxiliary Command Description (Continued)

Data Pattern (Hex)	Description		
05 0D	Clear Or Pulse Return To Local (rtl) Set Return To Local (rtl)		
	The two Return To Local commands implement the rtl message as defined by the IEEE 488 standard. If the host interface writes 05 hex, the rtl message is generated in the form of a pulse. If rtl is already set, the rtl command clears it. If the host interface writes 0D hex, the rtl command is set and remains set until either the 05 hex rtl command is issued or the Chip Reset auxiliary command is issued.		
06	Send EOI (seoi)		
	The seoi command forces the GPIB EOI line to go true with the next data byte transmitted. The EOI line is cleared upon completion of the handshake for that byte. When NTNL = 0, the NAT9914 recognizes the seoi command only if TACS = 1—that is, the NAT9914 is in the Talker Active State.		
07	Nonvalid Secondary Command Or Address (nonvalid)		
	The nonvalid command releases a DAC (Data Accepted) holdoff. If APT = 1, the NAT9914 operates as if an Other Secondary Address (OSA) message had been received.		
08*	Request Control Command (rqc)		
	If the NAT9914 is in the Idle Controller State, the rqc command forces the NAT9914 to become the Active Controller when it detects that the ATN signal is unasserted.		
0A*	Release Control Command (rlc)		
	The rlc command forces the NAT9914 to become an Idle Controller and to unassert ATN.		
0B*	Untalk (lut)		
	The lut command issues the local unt message, forcing the Talker function to enter the Talker Idle State (TIDS).		

AUXMR (continued)

Table 4-6. Auxiliary Command Description (Continued)

Data Pattern (Hex)	Description	
0C*	Unlisten (lul)	
	The lul command issues the local unl message, forcing the Listener function to enter the Listener Idle State (LIDS).	
0E*	New Byte Available False (nbaf)	
	nbaf forces the local message, nba, to become false. This action prohibits the NAT9914 from sending the last byte written to the Command/Data Out Register (CDOR). See the <i>Using nbaf</i> section in Chapter 5, <i>Software Considerations</i> .	
0F	Valid Secondary Command Or Address (valid)	
	The valid command releases a DAC holdoff. If APT = 1, the NAT9914 operates as if a My Secondary Address (MSA) message had been received.	
10	Go To Standby (gts)	
	The gts command pulses the local gts message. If the NAT9914 is the Active Controller, gts forces the NAT9914 to become the Standby Controller and to unassert the GPIB ATN signal. See the <i>Three Basic Controller States</i> section in Chapter 6, <i>Controller Software Considerations</i> .	
11	Take Control Asynchronously (tca)	
	The tca command pulses the local tca message. If the NAT9914 is the Standby Controller, tca forces the NAT9914 to become the Active Controller and to assert the GPIB ATN signal. See the <i>Standby State to Active State</i> section in Chapter 6, <i>Controller Software Considerations</i> .	

AUXMR (continued)

Table 4-6. Auxiliary Command Description (Continued)

Data Pattern (Hex)	Description
12	Take Control Synchronously (tcs)
	The tcs command sets the local tcs message. If the NAT9914 is the Standby Controller and an Active Listener, the tcs message forces the NAT9914 to become the Active Controller when the NAT9914 performs an RFD (Ready For Data) holdoff—that is, the AH function enters the Acceptor Not Ready State (ANRS). The local tcs message clears when the NAT9914 becomes the Active Controller by this method or if the NAT9914 becomes an Idle Controller. See the Standby State to Active State section in Chapter 6, Controller Software Considerations.
13	Listen (ltn)
	The ltn command pulses the local ltn message. If the NAT9914 is the Active Controller, the local ltn message forces the NAT9914 to become an Addressed Listener. The ltn command can also take the NAT9914 out of the continuous data-receiving mode (see ltn & cont command).
14	Disable System Control (~rsc)
	The ~rsc command, a hardware reset, or the Chip Reset auxiliary command clears the local rsc message.
15*	Switch To 9914A Mode (sw9914)
	This command places the NAT9914 in 9914 compatibility mode.
16	Clear IFC (~sic & rsc)
	The ~sic & rsc command clears the local sic message and sets the local rsc messages. This action forces the NAT9914 to become the System Controller and to unassert the GPIB Interface Clear (IFC) signal.

AUXMR (continued)

Table 4-6. Auxiliary Command Description (Continued)

Data Pattern (Hex)	Description
17	Clear REN (~sre & rsc)
	The ~sre & rsc command clears the local sre message and sets the local rsc messages. This action forces the NAT9914 to become the System Controller and to unassert the GPIB Remote Enable (REN) signal.
18* 19*	Request rsv True (reqt) Request rsv False (reqf)
	The reqt and reqf commands are inputs to the IEEE 488.2 Service Request Synchronization Circuitry. These commands set and clear the local rsv message.
	If STBO IE = 1, the reqt and reqf commands are issued immediately. If STBO IE = 0, the reqt and reqf commands are not issued immediately: they are issued on the write of the SPMR that follows the issuing of the reqt or reqf auxiliary command.
1A	Take Control Synchronously On END (tcse)
	The tose command forces the local tos message to set when the NAT9914 accepts a byte satisfying the END condition (see the END RX bit, ISR1[4], description that is in the <i>Interrupt Status Register 1</i> section in this chapter). If the NAT9914 is the Standby Controller and an Active Listener, the tos message forces the NAT9914 to become the Active Controller when the NAT9914 performs an RFD holdoff—that is, when the AH function enters ANRS. The local tos message (and the END detection circuitry) clears when the NAT9914 becomes the Active Controller by this method or if the NAT9914 becomes an Idle Controller.

AUXMR (continued)

Table 4-6. Auxiliary Command Description (Continued)

Data Pattern (Hex)	Description
1B	Listen In Continuous Mode (ltn & cont)
	The ltn & cont command pulses the local ltn message. If the NAT9914 is the Active Controller, the local ltn message forces the NAT9914 to become an Addressed Listener.
	The ltn & cont command also places the NAT9914 in continuous mode regardless of the settings of the AUXRA[1–0] bits. If the NAT9914 enters continuous mode because of the ltn & cont command, it remains in continuous mode until it becomes unaddressed to Listen—that is, the Listener (L) or LE function enters LIDS—or until the control program issues the ltn command.
1C	Local Unlisten (lun)
	The lun command pulses the local lun message. If the NAT9914 is the Active Controller, the local lun message forces it to become an Unaddressed Listener—that is, the L or LE function enters LIDS.
1D	Execute Parallel Poll (rpp1)
	The rpp1 command sets the local rpp message. If the NAT9914 is the Active Controller, the rpp message forces it to send the Identify (IDY) message to all GPIB devices in the system and to conduct a parallel poll. The rpp message clears when the NAT9914 completes a parallel poll or becomes an Idle Controller.
1E	Set IFC (sic & rsc)
	The sic & rsc command sets the local sic and rsc messages. This action forces the NAT9914 to become the System Controller and to assert the GPIB IFC signal. The local message pon or the ~rsc auxiliary command clears sic.
1F	Set REN (sre & rsc)
	The sre & rsc command sets the local sre and rsc messages. This action forces the NAT9914 to become the System Controller and to assert the GPIB REN signal. The local message pon or the ~rsc auxiliary command clears sic.

AUXMR (continued)

Table 4-6. Auxiliary Command Description (Continued)

Data Pattern (Hex)	Description
50*	Page-In Additional Registers (page-in)
30	The Page-In command forces the NAT9914 to enter the Page-In state. The Page-In state makes several registers accessible. See <i>The Page-In State</i> section, which is located at the beginning of this chapter.
51*	Holdoff Handshake Immediately (hldi)
	This command forces the Acceptor Handshake function to immediately perform an RFD holdoff. Issuing this command forces a transition into ANRS, where the handshake is held off until a finish handshake auxiliary command is issued.
54*	Clear DET
	This command clears the DET bit (ISR1[5]r). Use this command to clear the DET bit when SISB = 1.
55*	Clear END
	This command clears the END bit (ISR1[4]r). Use this command to clear the END bit when SISB = 1.
56*	Clear DEC
	This command clears the DEC bit (ISR1[3]r). Use this command to clear the DEC bit when SISB = 1.
57*	Clear ERR
	This command clears the ERR bit (ISR1[2]r). Use this command to clear the ERR bit when SISB = 1.
58*	Clear SRQI Command
	This command clears the Service Request (SRQI) bit if SISB = 1. See the SRQI bit description that is in the <i>Interrupt Status Register 2</i> (<i>ISR2</i>) section in this chapter.

AUXMR (continued)

Table 4-6. Auxiliary Command Description (Continued)

Data	Description		
Pattern (Hex)			
59*	Clear LOKC		
	This command clears the LOKC bit (ISR2[2]r). Use this command to clear the LOKC bit when SISB = 1.		
5A*	Clear REMC		
	This command clears the REMC bit (ISR2[1]r). Use this command to clear the REMC bit when SISB = 1.		
5B*	Clear ADSC		
	This command clears the ADSC bit (ISR2[0]r). Use this command to clear the ADCS bit when SISB = 1.		
5C*	Clear IFCI		
	This command clears the IFCI bit (ISR0[3]r). Use this command to clear the IFCI bit when SISB = 1.		
5D*	Clear ATNI		
	This command clears the ATNI bit (ISR0[2]r). Use this command to clear the ATNI bit when SISB = 1 .		
5E* 5F*	Clear SYNC Set SYNC		
	These commands start or reset the SYNC function.		
* Denotes	* Denotes an auxiliary command not available in the μPD7210.		

Auxiliary Register A (AUXRA)

Attributes: Write only

Accessed at the same offset as AUXMR

	7	6	5	4	3	2	1	0
ſ	1	0	0	BIN	XEOS	REOS	HLDE	HLDA

AUXRA controls the EOS and END messages and specifies the RFD holdoff mode. The Chip Reset auxiliary command or a hardware reset clears AUXRA. You write to AUXRA at the same offset as the AUXMR.

Bit	Mnemonic	Description
4w	BIN	Binary bit
		The BIN bit selects the length of the EOS message. If $BIN = 1$, the End-of-String Register (EOSR) is treated as an 8-bit byte. When $BIN = 0$, the EOSR is treated as a 7-bit register (for ASCII characters), and only a 7-bit comparison is done with the data on the GPIB.
3w	XEOS	Transmit END With EOS bit
		XEOS permits or prohibits automatic transmission of the GPIB END message at the same time as the EOS message when the NAT9914 is in TACS. If XEOS = 1 and the byte in the CDOR matches the contents of the EOSR, the EOI line is sent true along with the data.
2w	REOS	END On EOS Received bit
		The REOS bit permits or prohibits setting the END bit (ISR1[4]r) when the NAT9914 receives the EOS message as a Listener. If REOS = 1 and the byte in the Data In Register (DIR) matches the byte in the EOSR, the END RX bit (ISR1[4]r) is set and the acceptor function treats the EOS character just as if it were received with EOI asserted.

AUXRA (continued)

Bit	Mnemonic	Description

1w, 0w HLDE Holdoff On End bit HLDA Holdoff On All Data bit

HLDE and HLDA together determine the GPIB data-receiving mode.

HLDE	HLDA	Data-Receiving Mode
0	0	Normal Handshake Mode
0	1	RFD Holdoff on All Data Mode
1	0	RFD Holdoff on END Mode
1	1	Continuous Mode

Issuing the ltn & cont auxiliary command can also place the NAT9914 in the continuous data-receiving mode. The NAT9914 enters continuous mode regardless of the value of HLDE and HLDA. In this situation, the NAT9914 remains in continuous mode until you issue the ltn auxiliary command or the NAT9914 becomes unaddressed to listen (by entering the LIDS).

Auxiliary Register B (AUXRB)

Attributes: Write only

Accessed at the same offset as AUXMR

7	6	5	4	3	2	1	0
1	0	1	ISS	INV	TRI	SPEOI	CPT ENABLE

AUXRB affects several interface functions. The Chip Reset auxiliary command or a hardware reset clears AUXRB. You write to AUXRB at the same offset as the AUXMR.

Bit	Mnemonic	Description
4w	ISS	Individual Status Select bit

ISS determines the value of the NAT9914 ist message. When ISS = 1, ist takes on the value of the NAT9914 SRQS. (The NAT9914 asserts the GPIB SRQ message when it is in SRQS.) If ISS = 0, ist takes on the value of the NAT9914 Parallel Poll Flag. You set and clear the Parallel Poll Flag by using the Set Parallel Poll Flag and Clear Parallel Poll Flag auxiliary commands. See the *Parallel Polling* section in Appendix B, *Introduction to the GPIB*.

3w INV Invert bit

INV determines the polarity of the INT* pin.

INV Bit	INT* Pin Polarity
0	Active Low
1	Active High

2w TRI Three-State Timing bit

TRI determines the NAT9914 GPIB Source Handshake Timing (T1). Clearing TRI sets the low-speed timing (T1 \geq 2 μ s). Setting TRI enables the NAT9914 to use a shorter T1 delay. See the *T1 Delay Generation* section in Chapter 5, *Software Considerations*.

AUXRB (continued)

Bit	Mnemonic	Description
1w	SPEOI	Send Serial Poll EOI bit

SPEOI determines whether the NAT9914 sends EOI when a Controller serial polls the NAT9914.

SPEOI	EOI During Serial Polls
0	Sent False
1	Sent True

0w CPT ENABLE Command Pass Through Enable bit

The CPT ENABLE bit permits or prohibits detecting undefined GPIB commands and permits or prohibits setting the CPT bit (ISR1[7]r).

Auxiliary Register E (AUXRE)

Attributes: Write only

Accessed at the same offset as AUXMR

	7	6	5	4	3	2	1	0
ſ	1	1	0	0	DHADT	DHADC	DHDT	DHDC

AUXRE determines when the NAT9914 performs a DAC holdoff. The Chip Reset auxiliary command or a hardware reset clears AUXRE.

Each bit of AUXRE enables DAC holdoffs on a GPIB command or group of commands. When a GPIB Controller sends the specified command to the NAT9914, the Command Pass Through (CPT) bit sets and the NAT9914 performs a DAC holdoff.

Bit	Mnemonic	Description
3w	DHADT	DAC Holdoff On GET Command bit
2w	DHADC	DAC Holdoff On DCL Or SDC Command bit
1w	DHDT	DAC Holdoff On DTAS Command bit
0w	DHDC	DAC Holdoff On DCAS Command bit

Auxiliary Register F (AUXRF)

Attributes: Write only

Accessed at the same offset as AUXMR

7	6	5	4	3	2	1	0
1	1	0	1	DHATA	DHALA	DHUNTL	DHALL

AUXRF determines how the NAT9914 uses a DAC holdoff. The Chip Reset auxiliary command or a hardware reset clears AUXRF.

Each bit of AUXRF enables DAC holdoffs on a GPIB command or group of commands. When a GPIB Controller sends the specified command to the NAT9914, the CPT bit sets and the NAT9914 performs a DAC holdoff.

Bit	Mnemonic	Description
3w	DHATA	DAC Holdoff On All Talker Addresses Command bit
2w	DHALA	DAC Holdoff On All Listener Addresses Command bit
1w	DHUNTL	DAC Holdoff On The UNT Or UNL Command bit
0w	DHALL	DAC Holdoff On All UCG, ACG, And SCG Commands bit

Auxiliary Register G (AUXRG)

Attributes: Write only

Accessed at the same offset as AUXMR

7	6	5	4	3	2	1	0
0	1	0	0	NTNL	RPP2	DISTCT	CHES

Bit Mnemonic Description

3w NTNL No Talking When No Listener bit

Set NTNL to prevent the NAT9914 from sourcing data (talking) when there is no external Listener, to modify the setting of the ERR bit, to modify the way the nba local message is cleared, and to change the EOI generation function. If the NAT9914 is used in an IEEE 488.2 device, you should set NTNL.

If NTNL = 0, the following actions occur:

- The NAT9914 handshake function enters the Source Transfer State (STRS) after the T1 delay has elapsed and NRFD is unasserted.
- The ERR bit is set on TACS & SDYS & DAC & RFD or SIDS & (write CDOR) or the transition from the Source Delay State (SDYS) to the Source Idle State (SIDS).
- The local nba message is cleared upon entering SIDS or STRS.
- The Send EOI auxiliary command is ignored or forgotten upon exiting TACS.

If NTNL = 1, the following actions occur:

- The NAT9914 handshake function does not make the transition from SDYS to STRS unless an external Listener exists—that is, a device on the GPIB is asserting the Not Data Accepted (NDAC) bit.
- The ERR bit is set when the T1 delay has elapsed and TACS & SDYS & EXTDAC & RFD (where EXTDAC refers to some device on the GPIB asserting NDAC).

AUXRG (continued)

Bit	Mnemonic	Description
		• The local nba message is cleared upon entering STRS and ~SPAS.
		The Send EOI auxiliary command is cleared upon entering SDYS or STRS.
2w	RPP2	Request Parallel Poll 2 bit
		If RPP2 = 1, the local rpp message is true. Clearing RPP2 clears rpp. If the NAT9914 is the Active Controller, setting rpp forces the NAT9914 to conduct a parallel poll.
1w	DISTCT	Disable Automatic Take Control bit
		If DISTCT = 1, the NAT9914 considers the GPIB Take Control (TCT) message undefined. If the GPIB Controller tries to pass control to the NAT9914, the NAT9914 will not become a Controller. You usually set DISTCT if the NAT9914 is a talk-only or listen-only device.
		If DISTCT = 0, the NAT9914 recognizes TCT. Another Controller may pass control to the NAT9914 without software intervention.
0w	CHES	Clear Holdoff On End Select bit
		CHES determines how long the NAT9914 remembers that it detected an END condition.
		If CHES = 0, the NAT9914 remembers the detection of the END condition until the host interface issues the Release Handshake Holdoff auxiliary command.
		If CHES = 1, the NAT9914 remembers the detection of the END condition until the Release Handshake Holdoff auxiliary command is issued or the DIR is read when the NAT9914 is in the normal handshake holdoff mode—that is, HLDE and HLDA = 0 .

Auxiliary Register I (AUXRI)

Attributes: Write only

Accessed at the same offset as AUXMR

7	6	5	4	3	2	1	0
1	1	1	0	USTD	PP2	0	SISB

Bit Mnemonic Description

3w USTD Ultra Short T1 Delay bit

USTD sets the value of the T1 delay (used by the Source Handshake function for data setup) to 350 ns for the second and subsequent data bytes sent after ATN unasserts. If USTD = 0, the TRI bit (AUXRB[2]w) determines the value of T1. See the *T1 Delay Generation* section in Chapter 5, *Software Considerations*.

2w PP2 Parallel Poll bit 2

If PP2 = 0, the NAT9914 responds to parallel polls in the same manner as the μ PD7210—that is, it supports Parallel Poll functions PP1 and PP2 simultaneously. However, a contradiction arises because PP1 requires the interface to be configured by remote GPIB commands, and PP2 requires the interface to be configured locally and ignore remote GPIB commands.

When PP2 = 1, the chip ignores remote GPIB commands—that is, Parallel Poll Configure (PPC) and Parallel Poll Unconfigure (PPU) are treated as undefined commands, allowing a true implementation of PP2. In addition, setting PP2 and U (PPR[4]w) lets the NAT9914 support PP0 (no Parallel Poll response). See the *Parallel Polling* section in Appendix B, *Introduction to the GPIB*.

0w SISB Static Interrupt Status Bits bit

If SISB = 0, reading ISR0, ISR1, or ISR2 clears the bits of the register that is read (ISR0, ISR1, or ISR2).

AUXRI (continued)

If SISB = 1, the bits remain set until a certain condition is met. Table 4-7 lists the condition that clears each interrupt status bit when SISB = 1.

Table 4-7. Clear Conditions for SISB Bit

Bit	Clear Condition when SISB = 1
ADSC	pon + clearADSC + ton + lon
APT	pon + valid + nonvalid
ATNI	pon + clearATNI
co	pon + ~CACS + ~SGNS + nba
СРТ	pon + readCPTR
DEC	pon + clearDEC
DET	pon + clearDET
DI	pon + (finish handshake) * (Holdoff mode) + read DIR
DO	pon + ~TACS + ~SGNS + nba
END	pon + clearEND
ERR	pon + clearERR
IFCI	pon + clearIFCI
LOKC	pon + clearLOKC
REMC	pon + clearREMC
SRQI	pon + clearSRQI

Note: Interrupt Status bits STBO and SYNC are not affected by the SISB bit.

Bus Control Register (BCR)/Bus Status Register (BSR)

Attributes: Write only (BCR)
Read only (BSR)

7	6	5	4	3	2	1	0
ATN	DAV	NDAC	NRFD	EOI	SRQ	IFC	REN
ATN	DAV	NDAC	NRFD	EOI	SRQ	IFC	REN

Bit	Mnemonic	Description
7r	ATN	GPIB Attention Status bit
7w	ATN	GPIB Attention Control bit
бr	DAV	GPIB Data Valid Status bit
6w	DAV	GPIB Data Valid Control bit
5r	NDAC	GPIB Not Data Accepted Status bit
5w	NDAC	GPIB Not Data Accepted Control bit
4r	NRFD	GPIB Not Ready For Data Status bit
4w	NRFD	GPIB Not Ready For Data Control bit
3r	EOI	GPIB End-or-Identify Status bit
3w	EOI	GPIB End-or-Identify Control bit
2r	SRQ	GPIB Service Request Status bit
2w	SRQ	GPIB Service Request Control bit
1r	IFC	GPIB Interface Clear Status bit
1w	IFC	GPIB Interface Clear Control bit
Or	REN	GPIB Remote Enable Status bit
Ow	REN	GPIB Remote Enable Control bit

Reads of the Bus Status Register (BSR) return the status of the GPIB control lines at the time of the read. Write ones to bits in the BCR to assert the corresponding GPIB control lines.

BCR/BSR (continued)

Because the NAT9914 is either transmitting or receiving a GPIB control line at any particular time and is not performing both actions simultaneously, setting a bit in the BCR may not automatically assert the corresponding line on the GPIB. If the NAT9914 is transmitting a GPIB line when the corresponding bit in the BCR is set, the NAT9914 asserts the GPIB line. If the NAT9914 is receiving a GPIB line when the corresponding bit in the BCR is set, the GPIB line is not asserted. However, in both these cases, the GPIB signal internal to the NAT9914 is logically ORed with the value of the BCR bit. Figure 4-1 illustrates the GPIB input/output hardware configuration.




Figure 4-1. GPIB I/O Hardware Configuration

In Figure 4-1, *Transmit Enable* represents the internal signal that is true when the chip is driving a particular GPIB control line. *GPIB Line Out* represents the internal signal that is true when an interface function within the chip is attempting to assert a GPIB control signal. *BCR Bit* corresponds to the bit in the BCR. *GPIB Line In* represents the internal GPIB lines that are inputs to the GPIB interface functions and the BSR. The internal signals *SRQ*, *NDAC*, and *NRFD* are monitored by the interface functions even when they are not driven onto the pin. For this reason, the internal value of these signals is ORed with the external value.

Because the BSR samples the GPIB control lines from the GPIB transceiver—not the actual GPIB bus—the direction of each line determines the validity of each bit. Generally, when a signal is an input, the BSR reflects its true bus status, while an output signal reflects only the NAT9914 value of that particular line. Under normal GPIB operation, this restriction on the validity of the BSR should not be too limiting, because the lines that are typically monitored are valid when they are monitored. For example, the SRQ line is valid in the BSR when the NAT9914 is CIC, which is also when the SRQ line is monitored.

Command/Data Out Register (CDOR)

Attributes: Write only

7	6	5	4	3	2	1	0	_
DIO8	DIO7	DIO6	DIO5	DIO4	DIO3	DIO2	DIO1	

Bit Mnemonic Description

7–0w DIO[8–1] GPIB data lines DIO[8–1]

The CDOR moves data from the CPU to the GPIB when the interface is the GPIB Talker or Controller. Writing to the CDOR sets the local message, nba. When nba is true, the Source Handshake (SH) function can transfer the data or command in the CDOR to other GPIB devices. Writing to the CDOR also

- Clears the Byte Out (BO) bit.
- Clears the ACCRQ* signal (unless DMAE = 1 and DMAO = 0).

The host interface can write to the CDOR at offset 0 or by performing a DMA write operation.

The CDOR and the DIR use separate latches. A read of the DIR does not change data in the CDOR. The CDOR is a transparent latch; thus, the GPIB data bus (DIO(8–1)) reflects changes on the CPU data bus during write cycles to the CDOR.

Command Pass Through Register (CPTR)

Attributes: Read only

7	6	5	4	3	2	1	0
CPT7	CPT6	CPT5	CPT4	СРТ3	CPT2	CPT1	СРТ0

The host interface can examine the GPIB DIO lines by reading the Command Pass Through Register (CPTR). The CPTR has no storage; the host interface should read the CPTR only during a DAC holdoff.

Bit	Mnemonic	Description
7–0r	CPT[7-0]	Command Pass Through bits 7 through 0

Data In Register (DIR)

Attributes: Read only

7	6	5	4	3	2	1	0
DIO8	DIO7	DIO6	DIO5	DI04	DIO3	DIO2	DIO1

Bit Mnemonic Description

7–0r DIO[8–1] GPIB data lines DIO[8–1]

The DIR holds data that the NAT9914 receives when the NAT9914 is a Listener. The NAT9914 latches GPIB data into the DIR when LACS & ACDS is true.

Latching data into the DIR causes the DI bit (ISR1[0]) to set, unless the NAT9914 is in continuous mode (see AUXMR[1:0]). Usually, latching data into the DIR causes an RFD holdoff.

The host interface can read the DIR at offset 0 or by performing a DMA read operation. Reading the DIR also

- Clears DI (ISR1[0]).
- Clears the ACCRQ* signal if DMAI (IMR2[4]) is set.
- Clears an RFD holdoff (depending on several other conditions).

The DIR and the CDOR use separate latches. When the host interface writes to the CDOR, data in the DIR is not changed.

End-of-String Register (EOSR)

Attributes: Write only

7	6	5	4	3	2	1	0
EOS7	EOS6	EOS5	EOS4	EOS3	EOS2	EOS1	EOS0

EOSR holds the byte that the NAT9914 uses to detect the end of a GPIB data block transfer. The NAT9914 compares data it receives to a 7- or 8-bit byte (ASCII or binary—depending on the BIN bit) in the EOSR in order to detect the end of a block of data.

If the NAT9914 is a Listener and REOS = 1, the END bit is set in ISR1 whenever the received data byte matches the EOSR. If the NAT9914 is a Talker and XEOS = 1, the END message (GPIB EOI* line asserted low) is sent along with a data byte whenever the data byte matches the EOSR.

Bit	Mnemonic	Description
7–0w	EOS[7-0]	End-of-String bits 7 through 0

Internal Count Register (ICR)

Attributes: Write only

7	6	5	4	3	2	1	0
0	0	1	0	F3	F2	F1	F0

ICR determines the internal clock frequency of the NAT9914. You write to the ICR at the same offset as the AUXMR.

Note: The ICR resets to 00100101 (5 MHz).

Bit	Mnemonic	Description
3-0w	F(3-0)	Clock Frequency

These bits, in addition to MICR (ICR2[0]), determine the length of certain delays that are required by the IEEE 488 standard. You should set these bits according to the frequency of the signal driving the CLK pin. For proper operation, set F(3–0) and MICR as follows:

Clock Frequency	MICR	F(3-0)
1	0	0001
2	0	0010
3	0	0011
4	0	0100
5	0	0101
6	0	0110
7	0	0111
8	0	1000
10	1	0101
16	1	1000
20	1	1010

Internal Count Register 2 (ICR2)

Attributes:	Write only
-------------	------------

7	6	5	4	3	2	1	0
1	0	SLOW	0	0	0	0	MICR

Bit	Mnemonic	Description
5w	SLOW	Slow Handshake bit
		Setting this bit enables circuitry that increases the time NRFD* or NDAC* must be unasserted before the NAT9914 responds to the unassertion.
		If SLOW = 1, NRFD* and NDAC* must be unasserted for at least 400 ns before the NAT9914 responds to the unassertion.

0w MICR Modify Internal Count Register bit

Setting this bit modifies the meaning of the bits in the Internal Count Register. For more details, see the *Internal Count Register (ICR)* section in this chapter and the *Set the Clock Frequency* section in Chapter 5, *Software Considerations*.

Interrupt Mask Register 0 (IMR0)

Attributes:	Write only
-------------	------------

 7	6	5	4	3	2	1	0
GLINT	STBO IE	NLEN	0	IFCI IE	ATNI IE	0	SYNC IE

Interrupt Status Register 0 (ISR0)

Attributes: Read only

7	6	5	4	3	2	1	0
nba	STBO	NL	EOS	IFCI	ATNI	X	SYNC

Interrupt Status Register 0 (ISR0) contains Interrupt Status bits and Internal Status bits. Interrupt Mask Register 0 (IMR0) contains Interrupt Enable bits and Internal Control bits. If an Interrupt Enable is true when the corresponding status condition or event occurs, the NAT9914 can generate a hardware interrupt request.

Bits in ISR0 are set and cleared regardless of the status of bits in IMR0. If an interrupt condition occurs at the same time the host interface is reading ISR0, the NAT9914 does not set the corresponding Interrupt Status bit until the read is finished. A hardware reset clears all bits in IMR0 except the Global Interrupt Enable (GLINT) bit, which is set.

Bit	Mnemonic	Description
7r	nba	New Byte Available local message bit
		nba reflects the status of the local New Byte Available message.
		nba is set on writes to the CDOR. nba is cleared by pon + nbaf + (NTNL & SIDS) + STRS
7w	GLINT	Global Interrupt Enable bit
		GLINT enables the NAT9914 to assert the INT* pin. If GLINT = 0, the INT* pin does not assert.

IMR0/ISR0 (continued)

Bit	Mnemonic	Description
6r 6w	STBO STBO IE	Status Byte Out bit Status Byte Out Interrupt Enable bit
		STBO IE determines how the NAT9914 requests service and responds to serial polls. See the <i>Serial Polling</i> section in Appendix B, <i>Introduction to the GPIB</i> .
		If STBO IE = 0, the Request Service (rsv) bit in SPMR can be used to request service. When the GPIB Controller serial polls the NAT9914, the NAT9914 transmits the current value of SPMR.
		If STBO IE = 1, the rsv bit in the SPMR has no effect on the Service Request (SR1) function and rsv must be generated through the reqt auxiliary command. STBO sets when the GPIB Controller serial polls the NAT9914. In response to STBO, the host interface writes a byte to SPMR, then the NAT9914 transmits this byte as the Serial Poll response.
		STBO is set by STBO IE & SPAS
		STBO is cleared by pon + (write SPMR) + ~SPAS
5r	NL	New Line Receive bit
		NL is set when the NAT9914 accepts the ASCII new line character from the GPIB data bus.
		NL is set by LACS & NL & ACDS
		NL is cleared by pon + (LACS & ~NL & ACDS)

IMR0/ISR0 (continued)

Bit	Mnemonic	Description
5w	NLEN	New Line End Enable bit
		If NLEN = 1, the NAT9914 treats the 7-bit ASCII new line character (0A hex) as an EOS character. The Acceptor Handshake function responds to the acceptance of a new line character in the same manner as if EOI were sent.
4r	EOS	End-of-String bit
		The EOS bit indicates that the END bit in ISR1 was set by the acceptance of the End-of-String character.
		EOS is set by LACS & EOS & REOS & ACDS
		EOS is cleared by pon + (LACS & ~EOS & ACDS) + ~REOS
3r 3w	IFCI IFCI IE	IFC Interrupt bit IFC Interrupt Enable bit
		IFCI is set on the assertion of the GPIB IFC* line.
		IFCI is cleared by pon + (read ISR0) & ~SISB + clearIFCI
2r 2w	ATNI ATNI IE	ATN Interrupt bit ATN Interrupt Enable bit
		ATNI is set on the assertion of the ATN* line.
		ATNI is cleared by pon + (read ISR0) & ~SISB + clearATNI
1r	X	Don't care bit

IMR0/ISR0 (continued)

Bit	Mnemonic	Description
Or Ow	SYNC SYNC IE	GPIB Synchronization bit GPIB Synchronization Interrupt Enable bit
		SYNC reflects the status of GPIB handshake lines after a transfer. SYNC is set at the completion of a transfer when the GPIB handshake is complete. An interrupt is generated when SYNC IE and SYNC are set.

Interrupt Mask Register 1 (IMR1)

Attributes: Write only

7	6	5	4	3	2	1	0
CPT IE	APT IE	DET IE	END IE	DEC IE	ERR IE	DO IE	DI IE

Interrupt Status Register 1 (ISR1)

Attributes: Read only

Bits are cleared when read if SISB = 0

_	7	6	5	4	3	2	1	0
	CPT	APT	DET	END RX	DEC	ERR	DO	DI

Interrupt Status Register 1 (ISR1) contains eight Interrupt Status bits. Interrupt Mask Register 1 (IMR1) contains eight Interrupt Enable bits that directly correspond to the Interrupt Status bits in ISR1. As a result, ISR1 and IMR1 service eight possible interrupt conditions; each condition has an associated Interrupt Status bit and an Interrupt Enable bit. If an Interrupt Enable bit is true when the corresponding status condition or event occurs, the NAT9914 can generate a hardware interrupt request.

Bits in ISR1 are set and cleared regardless of the status of the Interrupt bits in IMR1. If an interrupt condition occurs at the same time the host interface is reading ISR1, the NAT9914 does not set the corresponding Interrupt Status bit until the read is finished. A hardware reset clears all bits in IMR1.

Bit	Mnemonic	Description
7r 7w	CPT CPT IE	Command Pass Through bit Command Pass Through Interrupt Enable bit
		The CPT bit can flag the occurrence of two types of GPIB commands: undefined commands and user-specified commands.
		When CPT ENAB = 1, the CPT bit flags the occurrence of undefined commands and all following secondary commands. The CPT bit flags undefined Address Command Group (ACG) commands only when the NAT9914 is an addressed Talker or Listener. The host interface can read the CPTR to determine the command the NAT9914 received.

IMR1/ISR1 (continued)

Bit	Mnemonic	Description
		The CPT bit also flags the occurrence of commands that you specify when you set the AUXRE[3–0] or AUXRF[3–0] bits.
		When the CPT bit flags a command, the NAT9914 remains in a DAC Holdoff state until the host interface writes the valid or invalid auxiliary command to the AUXMR.
		CPT is set by [UCG + ACG & (TADS + LADS)] & undefined & ACDS & CPT ENABLE + UDPCF & SCG & ACDS & CPT ENABLE + DHADT & GET & ACDS + DHADC & (SDC + DCL) & ACDS + DHATA & TAG & ~UNT & ACDS + DHALA & LAG & ~UNL & ACDS + DHUNTL & (UNT + UNL) & ACDS + DHALL & ATN & ACDS
		CPT is cleared by pon + (read ISR1) & ~SISB + (read CPTR) & SISB
		UDPCF is set by [UCG + ACG & (TADS + LADS)] & undefined & ACDS & CPT ENAB
		UDPCF is cleared by [(UCG + ACG) & defined + TAG + LAG] & ACDS + ~(CPT ENAB) + pon
6r 6w	APT APT IE	Address Pass Through bit Address Pass Through Interrupt Enable bit
		APT indicates that the NAT9914 has received a secondary GPIB address. The host interface can read the secondary GPIB address in the CPTR.
		Note: If the application program uses extended dual

addressing, it must check this bit.

IMR1/ISR1 (continued)

Bit	Mnemonic	Description
		When APT sets, the NAT9914 enters the DAC Holdoff state. When the host interface writes the valid or invalid auxiliary command to the AUXMR, the NAT9914 exits the DAC Holdoff state.
		APT is set by ADM1 & ADM0 & (TPAS + LPAS) & SCG & ACDS
		APT is cleared by pon + (read ISR1) & ~SISB + (valid + nonvalid) & SISB
5r 5w	DET DET IE	Device Execute Trigger bit Device Execute Trigger Interrupt Enable bit
		DET indicates that the NAT9914 received the GPIB Group Execute Trigger (GET) command while the NAT9914 was a GPIB Listener.
		DET is set by DTAS = GET & LADS & ACDS
		DET is cleared by pon + (read ISR1) & ~SISB + clearDET
4r 4w	END RX END IE	End Received bit End Received Interrupt Enable bit
		END RX sets when the NAT9914, as a Listener, receives a data byte satisfying the END condition. A data byte satisfies the END condition if one of the following conditions is true:
		• REOS = 1 and the data byte matches the contents of the EOSR.
		• NLEN = 1 and the data byte matches the ASCII new line character (hex 0A).
		• The GPIB EOI signal is asserted when the byte is received.

IMR1/ISR1 (continued)

Bit	Mnemonic	Description
		END RX is set by (EOI + EOS & REOS + NL & NLEN) & ACDS & LACS
		END RX is cleared by pon + (read ISR1) & ~SISB + clearEND
3r 3w	DEC DEC IE	Device Clear bit Device Clear Interrupt Enable bit
		DEC indicates that either the NAT9914 received the GPIB Device Clear (DCL) command or that the NAT9914 was a GPIB Listener and received the GPIB Selected Device Clear (SDC) command.
		DEC is set by DCAS = (SDC & LADS + DCL) & ACDS
		DEC is cleared by pon + (read ISR1) & ~SISB + clearDEC
2r 2w	ERR ERR IE	Error bit Error Interrupt Enable bit
		The definition of ERR depends on NTNL. When NTNL = 0, ERR indicates that the contents of the CDOR have been lost. ERR sets when the NAT9914 sends data over the GPIB while no Listener exists on the GPIB. ERR also sets when a byte is written to the CDOR during SIDS, or when a transition from SDYS to SIDS occurs.
		When NTNL = 1, ERR indicates that the source handshake has attempted to send data or commands across the bus but has found no Listeners (that is, NDAC and NRFD were unasserted). Data is not lost. The SH function does not source the data or command until a Listener appears (that is, NDAC asserts).

IMR1/ISR1 (continued)

Bit	Mnemonic	Description
		ERR is set by ~NTNL & TACS & SDYS & DAC & RFD + ~NTNL & SIDS & (write CDOR) + ~NTNL & (SDYS to SIDS) + NTNL & SDYS & EXTDAC & RFD
		ERR is cleared by pon + (read ISR1) & ~SISB + clearERR
1r 1w	DO DO IE	Data Out bit Data Out Interrupt Enable bit
		DO indicates that the NAT9914, as GPIB Talker, is ready to accept another data byte into the CDOR. This data byte will be transmitted to the GPIB. DO clears when a byte is written to the CDOR or when the NAT9914 ceases to be the Active Talker.
		DO is set by TACS & SGNS & ~nba
		DO is cleared by ~TACS + ~SGNS + nba + (read ISR1) & ~SISB
Or Ow	DI DI IE	Data In bit Data In Interrupt Enable Bit
		DI indicates that the NAT9914, as a GPIB Listener, has accepted a data byte from the GPIB Talker.
		DI is set by LACS & ACDS & ~(continuous mode)
		DI is cleared by pon + (read ISR1 & ~SISB) + (Finish Handshake & Holdoff mode) + (read DIR)

Interrupt Mask Register 2 (IMR2)

Attributes: Write only

7	6	5	4	3	2	1	0
0	SRQI	DMAO	DMAI	COIE	LOKC IE	REMC IE	ADSC IE

Interrupt Status Register 2 (ISR2)

Type: 7210 mode

Attributes: Read only

Bits clear when read if SISB = 0

7	6	5	4	3	2	1	0
INT	SRQI	LOK	REM	co	LOKC	REMC	ADSC

Interrupt Status Register 2 (ISR2) contains Interrupt Status bits and Internal Status bits. Interrupt Mask Register 2 (IMR2) contains Interrupt Enable bits and Internal Control bits. If an Interrupt Enable is true when the corresponding status condition or event occurs, the NAT9914 can generate a hardware interrupt request.

Bits in ISR2 are set and cleared regardless of the status of the bits in IMR2. If an interrupt condition occurs at the same time the host interface is reading ISR2, the NAT9914 does not set the corresponding Interrupt Status bit until the read is finished. A hardware reset clears all bits in IMR2.

Bit	Mnemonic	Description		
7r	INT	Interrupt bit		
		This bit is the logical OR of the Enabled Interrupt Status bits in ISR0, ISR1, and ISR2.		
		INT is set by GLINT & [(CPT & CPT IE) + (APT & APT IE) + (DET & DET IE) + (ERR & ERR IE) + (END RX & END IE) + (DEC & DEC IE) + (DO & DO IE) + (DI & DI IE) + (REMC & REMC IE) + (SRQI IE & SRQI) + (LOKC & LOKC IE) + (CO IE & CO) + (ADSC & ADSC IE) + (STBO IE & STBO) + (IFCI IE & IFCI) + (ATNI IE & ATNI) + (SYNC IE & SYNC)]		

IMR2/ISR2 (continued)

Bit	Mnemonic	Description
6r 6w	SRQI SRQI IE	Service Request bit Service Request Interrupt Enable bit
		SRQI indicates that the NAT9914, as CIC, received a GPIB Service Request (SRQ) message. SRQI is normally edge sensitive; however, consider the following sequence of events:
		1. SRQ asserts, which asserts SRQI.
		2. The control program clears SRQI, but SRQ remains asserted.
		3. The NAT9914 serial polls a device.
		4. The device sends the Request Service (RQS) message to the NAT9914 in response to the serial poll.
		5. SRQ remains asserted because another device (not the one being serial polled) is asserting SRQ.
		In the situation outlined above, SRQI sets at the end of the serial poll, even if SRQ never unasserts. In addition, if the control program issues the clear SRQI auxiliary command while SRQ is asserted, the NAT9914 clears SRQI for one clock pulse and then sets SRQI again.
		SRQI is set by (CIC & SRQ & -(RQS & DAV)) becoming true where RQS = DIO7 & ~ATN & SPMS
		SRQI is cleared by

pon + (read ISR2) & ~SISB + clearSRQI

IMR2/ISR2 (continued)

Bit	Mnemonic	Description
5r	LOK	Lockout bit
4r	REM	Remote bit

LOK and REM indicate the status of the GPIB Remote/Local (RL1) function of the NAT9914.

LOK	REM	RL1 State
0	0	LOCS
0	1	REMS
1	0	LWLS
1	1	RWLS

GPIB without overwriting a previous command.

(read ISR2) & ~SISB + ~CACS + ~SGNS +

CACS & SGNS & ~nba

5w	DMAO	DMA Output Enable bit
		If DMAO = 1, the ACCRQ* pin asserts when the NAT9914, as a GPIB Talker, is ready to accept another data byte into the CDOR.
4w	DMAI	DMA Input Enable bit
		If DMAI = 1, the ACCRQ* pin asserts to indicate that the NAT9914, as a GPIB Listener, has accepted a data byte from the GPIB Talker.
3r	CO	Command Out bit
3w	CO IE	Command Out Interrupt Enable bit
		CO = 1 indicates that the CDOR is empty and that another command can be written to it for transmission over the

CO is set by

CO is cleared by

cdba

IMR2/ISR2 (continued)

Bit	Mnemonic	Description
2r 2w	LOKC LOKC IE	Lockout Change bit Lockout Change Interrupt Enable bit
		LOKC sets when no change occurs in the LOK bit, ISR2[5]r.
		LOKC is set by any change in LOK
		LOKC is cleared by pon + (read ISR2) & ~SISB + clearLOKC
1r 1w	REMC REMC IE	Remote Change bit Remote Change Interrupt Enable bit
		REMC sets when no change occurs in the REM bit, ISR2[4]r.
		REMC is set by any change in REM
		REMC is cleared by pon + (read ISR2) & ~SISB + clearREMC
Or Ow	ADSC ADSC IE	Addressed Status Change bit Addressed Status Change Interrupt Enable bit
		ADSC sets when one of the following ADSR bits changes: TA, LA, CIC, or MJMN.
		ADSC is set by [(any change in TA) + (any change in LA) + (any change in CIC) + (any change in MJMN)] & ~(lon + ton)
		ADSC is cleared by pon + (read ISR2) & ~SISB + clearADSC + lon + ton

Rit

7210 Mode Only

Parallel Poll Register (PPR)

Attributes: Write only

Accessed at the same offset as AUXMR

7	6	5	4	3	2	1	0
0	1	1	U	S	P3	P2	P1

You use the PPR to locally configure the manner in which the NAT9914 responds to a parallel poll. You write to the PPR at the same offset as the AUXMR. See the *Parallel Polling* section in Appendix B, *Introduction to the GPIB*.

When you use remote Parallel Poll Configuration (IEEE 488 capability code PP1), do not write to the PPR: writing to the PPR after it is remotely configured corrupts the configuration. The NAT9914 implements remote configuration fully and automatically without software assistance. However, you must still set or clear the individual status (ist) message (by using Set/Clear Parallel Poll Flag auxiliary commands) according to pre-established system protocol convention.

When you use the local Parallel Poll Configuration (capability code PP2), write to the PPR in advance of a poll. If PP2 (AUXRI[2]w) = 0, the contents written to the PPR are overwritten if the Controller sends a Parallel Poll command (such as PPE or PPD while in PACS or PPU) that forces the remote configuration to override the local configuration. If PP2 = 1, the reception of parallel poll commands does not affect the contents of the PPR and the local configuration determines the response during parallel polls.

DIL	Milemonic	Description
4w	U	Unconfigure bit
		The U bit determines whether the NAT9914 is locally configured to participate in parallel polls. If $U = 1$, the NAT9914 does not participate in parallel polls unless it is remotely configured to do so. If the host interface sets U, it should clear S and P[3–1] simultaneously

Description

If U=0, the NAT9914 participates in parallel polls and responds in the manner defined by PPR[3] through PPR[0] and by ist. S and P[3–1] are identical to the bits of the same name in the Parallel Poll Enable (PPE) message, and the I/O write operation to the PPR is identical to the receipt of the PPE message from the GPIB Controller.

Mnomonic

PPR (continued)

Bit	Mnemonic	Description
3w	S	Status Bit Polarity (Sense) bit

S indicates the polarity, or sense, of the NAT9914 local ist message. The following table describes the function of S.

S	ist	State of DIO Line (Selected by P[3–1] During a Parallel Poll)
0	0	Low Voltage—Logic 1
0	1	Unasserted—Logic 0
1	0	Unasserted—Logic 0
1	1	Low Voltage—Logic 1

Note: The DIO lines must be driven with opencollector drivers during parallel polls.

2–0w P[3–1]

Parallel Poll Response bits 3 through 1

P[3–1] indicate which of the eight DIO lines is asserted during a parallel poll. The following table shows the signal on which the NAT9914 responds to parallel polls.

P[3-1]	Signals on which NAT9914 Responds to Parallel Polls
000	DIO1
001	DIO2
010	DIO3
011	DIO4
100	DIO5
101	DIO6
110	DIO7
111	DIO8

Source/Acceptor Status Register (SASR)

Attributes: Read only

7	6	5	4	3	2	1	0
nba	AEHS	ANHS1	ANHS2	ADHS	ACRDY	SH1A	SH1B

The Source/Acceptor Status Register (SASR) contains status bits that you can use to determine the state of the Source and Acceptor functions.

Bit	Mnemonic	Description
7r	nba	New Byte Available local message
6r	AEHS	Acceptor End Holdoff State bit
5r	ANHS1	Acceptor Not Ready Holdoff bit
4r	ANHS2	Acceptor Not Ready Holdoff Immediately bit
3r	ADHS	Acceptor Data Holdoff State bit
2r	ACRDY	Acceptor Ready State bit
		Use this bit to determine the state of the Acceptor Handshake. By monitoring the LA and ATN bits in the ADSR, the DAV bit in the BSR, and the ADHS and ACRDY bits, you can determine the state of the Acceptor Handshake function as described below:
		AIDS = ~ATN & ~LA ANRS = ~AIDS & ~ACRDY & ~DAV ACRS = ~AIDS & ACRDY & ~DAV ACDS = ~AIDS & ACRDY & DAV + ~AIDS & ~ACRDY & DAV & ATN & ADHS AWNS = ~AIDS & ~ACRDY & DAV & ~(ATN & ADHS)

SASR (continued)

Bit	Mnemonic	Description
1–0r	SH1A, SH1B	Source Handshake State bits
		Use these bits to determine the state of the Source Handshake interface function. By monitoring the TA, Serial Poll Mode State (SPMS), ATN bits in the ADSR, and the SH1A and SH1B bits, you can determine the state of the Source Handshake function as described below:
		SIDS = ~(TACS & ~ATN + CIC & ATN) SGNS = ~SIDS & ~SH1A & ~SH1B SDYS = ~SIDS & SH1A STRS = ~SIDS & ~SH1A & SH1B

Serial Poll Mode Register (SPMR)

Attributes:	Write only
-------------	------------

	7	6	5	4	3	2	1	0
Γ	S8	rsv/RQS	S6	S5	S4	S3	S2	S1

Serial Poll Status Register (SPSR)

Attributes: Read only

_	7	6	5	4	3	2	1	0
	S8	PEND	S6	S5	S4	S3	S2	S1

Bit	Mnemonic	Description
7r, 7w	S8	Serial Poll Status bit 8
5–0r, 5–0w	S[6–1]	Serial Poll Status bits 6 through 1
3-0W		These bits send device- or system-dependent status

These bits send device- or system-dependent status information over the GPIB when the Controller serial polls the NAT9914.

When STBO IE = 0, the NAT9914 transmits a byte of status information, SPMR[7–0], to the CIC if the CIC serial polls the NAT9914. The SPMR bits S[8, 6–1] are double buffered. If the host interface writes to the SPMR during a serial poll when SPAS is active, the NAT9914 saves the value. The NAT9914 updates the SPMR when the NAT9914 exits SPAS.

When STBO IE = 1 and the Controller serial polls the NAT9914, the STBO interrupt condition sets. The host interface should write the Status Byte (STB) and the RQS bit to the SPMR in response to an STBO interrupt.

Issuing the Chip Reset auxiliary command clears these bits.

SPMR/SPSR (continued)

Bit	Mnemonic	Description
6r	PEND	Pending bit
		PEND sets when rsv = 1. PEND clears when the NAT9914 is in the Negative Poll Response State (NPRS) and the local rsv message is false. By reading the PEND status bit, you can confirm that a request was accepted and that the STB was transmitted (PEND = 0).
6w	rsv/RQS	Request Service/ RQS bit
		When STBO IE = 0, bit 6 is the rsv bit. The rsv bit generates the GPIB local rsv message. When rsv = 1 and the GPIB Controller is not serial polling the NAT9914, the NAT9914 enters the SRQS and asserts the GPIB SRQ signal. When the Controller reads the STB during the poll, the NAT9914 clears rsv. The rsv bit is also cleared by a hardware reset or by writing 0 to it. Issuing the Chip Reset auxiliary command also clears rsv.
		When STBO IE = 1, bit 6 is the RQS bit. When the Controller serial polls the NAT9914, the STBO interrupt condition sets. The host interface should write the STB and the RQS bit to the SPMR in response to an STBO interrupt. The NAT9914 transfers the STB and RQS to the Controller during that particular serial poll. A hardware reset clears RQS. Issuing the Chip Reset auxiliary command also clears RQS.

Version Status Register (VSR)

Read only Attributes: 7 5 2 0 6 4 3 1 V3 V2 V1 V0 X X X X

The Version Status Register (VSR) contains a value that is unique to each NAT9914 revision. You can use the VSR to distinguish a NAT9914 from a TMS 9914A. Future versions of the NAT9914 may read 10XX.

Bit	Mnemonic	Description
7–4r	V[3-0]	The version number of the NAT9914APD is 1000.
3-0r	X	Don't care bits

Chapter 5 Software Considerations

The chapter explains important NAT9914 programming considerations.

This chapter, except where noted, applies only to applications that use the NAT9914 in 9914 mode. You should be familiar with general GPIB concepts. For introductory material on GPIB, refer to Appendix B, *Introduction to the GPIB*.

Chip Initialization Sequence

1. Place the NAT9914 in 9914 Mode

You can skip this step if the NAT9914 is already in 9914 mode. You can place the NAT9914 in 9914 mode by performing either of the following actions:

- Assert the RESET* pin.
- Write the sw9914 command (hex 15) to the Auxiliary Mode Register (AUXMR) (offset 5) if the NAT9914 is in 7210 mode.

If you do not know whether the NAT9914 is in 9914 mode or 7210 mode, write the sw9914 command (hex 15) to the AUXMR (offset 5). If the NAT9914 is already in 9914 mode and you write 15 (hex) to offset 5, this action writes 15 (hex) to the Serial Poll Mode Register (SPMR).

2. Make Sure the Local pon Message Is Asserted

Write the ch_rst auxiliary command (1C hex) to the Auxiliary Command Register (AUXCR) to assert the local Power On (pon) message. When pon is asserted, the chip is logically disconnected from the GPIB and the GPIB interface functions of the NAT9914 are idle (and ignore GPIB signals).

3. Set the Clock Frequency

Set the clock frequency of the NAT9914 by writing to the Internal Count Register (ICR) and the Modify Internal Count Register (MICR) bit in ICR2. Issuing the ch_rst auxiliary command (in step 2—*Make Sure the Local pon Message Is Asserted*—above) clears the MICR bit. Notice that the NAT9914 must be in 7210 mode to write to the MICR bit. The following sequence sets the MICR bit:

- Write the sw7210 auxiliary command to the AUXCR. This write places the NAT9914 in 7210 mode.
- 2. Write 50 hex to offset 5. This write issues the 7210-mode page-in command to the 7210-mode AUXMR.
- 3. Write 81 hex to offset 3. This write sets the MICR bit ICR2[0].
- 4. Write 15 hex to offset 5. This write issues the sw9914 command to the 7210-mode AUXMR and returns the NAT9914 to 9914 mode.

4. Configure the Chip for GPIB Operation

A. Set the GPIB Address(es)

Load the GPIB address of the NAT9914 by writing to the Address Register (ADR).

B. Write the Initial Serial Poll Response

If another device in your system has Controller capabilities, write the initial serial poll response of the NAT9914 to the SPMR.

C. Configure the Initial Parallel Response

If another device in your system has Controller capabilities, configure the initial parallel poll response of the NAT9914 by writing to Accessory Register I (ACCRI), Accessory Register B (ACCRB), and the Parallel Poll Register (PPR). (See the *Responding to Parallel Polls* section, which is located later in this chapter.)

D. Set GPIB Handshake Parameters

Set the Source Handshake T1 delay: first set or clear the Ultra Short T1 Delay (USTD) bit, then issue the Set Short T1 Delay (stdl) and Very Short T1 Delay (vstdl) auxiliary commands. (See the *T1 Delay Generation* section, which is located later in this chapter.)

5. Enable Interrupts

Set or clear the appropriate Interrupt Enable bits in Interrupt Mask Register 0 (IMR0), Interrupt Mask Register 1 (IMR1), and Interrupt Mask Register 2 (IMR2).

6. Clear the Local pon Message

Issue the ~swrst auxiliary command to clear the local pon message and to begin GPIB operation.

GPIB Talker or Listener Considerations

GPIB Addressing

Logical and Physical Devices

When you connect the NAT9914 to the GPIB by using standard GPIB transceivers, the NAT9914 is one physical GPIB device. The IEEE 488.1 transceiver places a single physical device load on the GPIB and specifies that a GPIB system contain no more than 15 physical devices.

In most applications, the NAT9914 is also one logical device. However, a single physical GPIB device can implement more than one logical GPIB device. Each logical device must have a unique GPIB address. The NAT9914 can implement any number of logical GPIB devices.

Normal and Extended Addressing

Logical GPIB devices use either normal or extended addressing. With normal addressing, a GPIB device has a single address; valid addresses are 0 through 30 (decimal), inclusive. To address a device to become a Talker or Listener, a Controller sends the talk or listen address of the device. If a device's address is 6, for example, a Controller sends the My Talk Address 6 (MTA6) message to address that device to become a Talker.

With extended addressing, a GPIB device has two addresses: a primary address and a secondary address. Valid primary addresses are 0 through 30 (decimal), inclusive; valid secondary addresses are also 0 through 30 (decimal), inclusive. With extended addressing, 961 (decimal) unique GPIB addresses exist. To address a device to become a Talker or Listener, a Controller sends the primary talk or listen address of the device, then sends the secondary address of the device.

Implementing One Logical Device: Normal Addressing

The NAT9914 can implement one logical device that uses normal addressing. The NAT9914 can become an Addressed Listener or Talker without the intervention of the host interface. The Talker Active (TA) bit in the Address Status Register (ADSR) sets when the NAT9914 is an Addressed Talker, and the Listener Active (LA) bit in ADSR sets when the NAT9914 is an Addressed Listener.

To implement one logical device that uses normal addressing, just write the GPIB address of the device to the ADR. When you write to the ADR, do not set the Enable Dual Primary Addressing Mode (edpa), Disable Listener (dal), or Disable Talker (dat) bits.

Implementing One Logical Device: Extended Addressing

The NAT9914 can implement one logical device that uses extended addressing. When the Controller sends the primary talk or listen address of the NAT9914, the Talker Primary Addressed State (TPAS) or Listener Primary Addressed State (LPAS) bit sets in the ADSR.

This mode requires intervention from the control software. Complete the following steps to implement one logical device that uses extended addressing:

- 1. Write the primary address of the NAT9914 to the ADR.
- 2. Set the APT bit (ISR1[4]).
- 3. Wait for the APT bit to set. The APT bit sets when the NAT9914 receives its primary talk or listen address and then receives a secondary command. When the APT bit sets, the NAT9914 performs a Data Accepted (DAC) holdoff. (See the *Acceptor Handshake Holdoffs* section, which is located later in this chapter.)
- Read the Command Pass Through Register (CPTR) to determine which secondary command is being sent to the NAT9914.
- 5. Perform one of the following actions to release the DAC holdoff:
 - Write 81 hex to the AUXCR (valid) if the secondary command corresponds to the secondary address of the NAT9914. This write releases the DAC holdoff and forces the NAT9914 to become the Addressed Talker or Listener. Read the ADSR to determine whether the NAT9914 is the Addressed Talker or Listener.
 - Write 01 hex to the AUXCR (nonvalid) if the secondary command does not correspond to the secondary address of the NAT9914. This write releases the DAC holdoff, but does not force the NAT9914 to become the Addressed Talker or Listener.

Implementing Two or More Logical Devices: Normal Addressing

The NAT9914 can implement two or more logical devices. This mode requires intervention from the host interface. Complete the following steps to implement two or more logical devices that use normal addressing:

- 1. Set the DHALA and DHATA bits in Accessory Register F (ACCRF). Setting these bits forces the NAT9914 to detect talk or listen addresses. When the NAT9914 detects talk or listen addresses, it performs a DAC holdoff and sets UNC (ISR1[5]).
- 2. Wait for the UNC condition by polling or interrupting.
- 3. Read the CPTR.
- 4. Issue the nonvalid auxiliary command if the command in the CPTR is not the listen or talk address of a device implemented by the NAT9914, then return to step 2.
- 5. Issue the Talk Only (ton) auxiliary command if the command in the CPTR is the talk address of a device implemented by the NAT9914. Setting ton forces the NAT9914 to become the Addressed Talker. (If the command in the CPTR is the listen address of a device implemented by the NAT9914, issue the Listen Only, or lon, auxiliary command.)
- 6. Issue the valid auxiliary command to release the DAC holdoff.

Implementing Two or More Logical Devices: Extended Addressing

The NAT9914 can implement two or more logical devices that use extended addressing. This mode requires intervention from the host interface. Complete the following steps to implement two or more logical devices that use extended addressing:

- Set the DHALA and DHATA bits in ACCRF. Setting these bits forces the NAT9914 to detect talk or listen addresses. When the NAT9914 detects talk or listen addresses, it performs a DAC holdoff and sets UNC (ISR1[5]).
- 2. Wait for the UNC condition by polling or interrupting.
- 3. Read the CPTR.
- 4. Issue the nonvalid auxiliary command if the command in the CPTR is not the listen or talk address of a device implemented by the NAT9914, then return to step 2.
- 5. Set the DHALL bit in ACCRF if the command in the CPTR is the talk or listen address of a device implemented by the NAT9914. DHALL forces any command byte to set the UNC bit.
- 6. Wait for the UNC condition by polling or interrupting.

- Interpret command bytes as shown in the IEEE 488.1 standard Extended Talker (TE) and LE functions. After each command byte, issue the nonvalid auxiliary command to release the DAC holdoff.
 - To make the NAT9914 become the Active Talker, issue the ton auxiliary command. Setting ton forces the NAT9914 to become the Addressed Talker.
 - To make the NAT9914 become the Active Listener, issue the lon auxiliary command. Setting lon forces the NAT9914 to become the Addressed Listener.

Using the edpa Bit

If the NAT9914 has two primary addresses and those addresses differ only in their least significant bit (for example, MTA4 and MTA5), you can use the edpa bit. When the edpa bit is set, the NAT9914 ignores the least significant bit of the ADR while comparing GPIB addresses. For example, if you write 84 to the ADR (edpa = 1, GPIB address = 4), the NAT9914 becomes an Active Listener if it receives MLA4 or MLA5. The ulpa bit (ADSR[0]) indicates the least significant bit of the last primary address that the NAT9914 received.

Detecting a GPIB Listener

When the NAT9914 is the Active Talker (and not an Active Listener), you can determine whether a Listener is in the GPIB system. Read the Bus Control Register (BCR); if either the Not Data Accepted (NDAC) or Not Ready For Data Message (NRFD) bit in the BCR is asserted, then an Active Listener is in the system.

Programmed Implementation of a Talker and Listener

When the GPIB system lacks a Controller, you can use the ton and lon auxiliary commands to activate the NAT9914 GPIB Talker and Listener functions. Issue ton or lon during NAT9914 initialization.

Sending GPIB Data Messages

Basic Flow

Complete the following steps to send GPIB (device-dependent) data to another device in your system:

1. Be certain that you have enabled the desired T1 delay. (See the *T1 Delay Generation* section, which is located later in this chapter.)

- 2. Wait until the NAT9914 has been programmed or addressed to be the Active Talker. See the description of the My Address (MA) bit in the *Interrupt Status Register 1* (*ISR1*) section in Chapter 3, 9914-Mode Interface Registers, and the descriptions of the Attention (ATN) and TA bits in the Address Status Register (ADSR) section in Chapter 3, 9914-Mode Interface Registers.
- 3. Wait for the Byte Out (BO) bit to set.
- 4. Perform the following steps for each data byte that is sent:
 - Write the data byte to the Command/Data Out Register (CDOR).
 - Wait for either the BO bit (ISR0[4]) or the ERR bit (ISR1[6]) to set. BO indicates that all devices in the system have accepted the command. ERR indicates that no properly operating GPIB devices are in the system.

The host interface can either poll the BO and ERR bits or configure the NAT9914 to interrupt on these conditions by setting the BO IE and ERR IE bits.

If the ERR bit sets, issue the New Byte Available False (nbaf) auxiliary command to clear any byte that may be in the CDOR.

Sending EOI or EOS

To send the GPIB END message and a data byte, issue the Send EOI auxiliary command just before you write the byte to the CDOR. You can also use the XEOS bit (ACCRA[3]) to send the END message whenever the byte in the CDOR matches the End-of-String Register (EOSR).

To send the EOS message, just make the last byte that you write to the CDOR the EOS code. See Appendix A, *Common Questions*.

T1 Delay Generation

The T1 Delay

When the NAT9914, as a GPIB Talker, transfers data bytes to GPIB Listeners, it drives the data byte on the GPIB DIO[8–1] signals. After waiting for a certain delay (known as the T1 delay), the NAT9914 asserts DAV to indicate to the Listeners that the data byte has settled on the DIO[8–1] signals.

HSTS Definition

The length of the T1 delay depends on several factors. One factor is the internal High-Speed T1 State (HSTS) signal of the NAT9914. HSTS clears when the GPIB Controller asserts the GPIB ATN signal. HSTS sets after the NAT9914, as a GPIB Talker, transfers a byte. Usually, the T1 delay is longer for the first data byte of a transfer (HSTS = 0). The T1 delay is shorter for the second byte of a transfer (and for subsequent bytes).

IEEE 488.1 Standard Requirements

The IEEE 488.1 standard describes minimum T1 delay requirements for three cases:

- Case 1: The Talker uses three-state drivers on the DIO, DAV, and EOI signals.
 Usually, the NAT9914 is connected to the GPIB with 75160 and 75162 transceivers.
 In the typical configuration, the 75160 and 75162 transceivers use three-state drivers on the DIO, DAV, and EOI signals.
- Case 2: The Talker satisfies the requirements of case 1 and uses 48-mA three-state drivers (again, the 75160 and 75162 satisfy this requirement). In addition, the following requirements are placed on the GPIB system (and not just on the Talker):
 - All devices in the system must be powered on.
 - The maximum cable length for the system is either 15 m or 1 m times the number of equivalent device loads in the system—whichever is less.
 - The device capacitance on each signal should be less than 50 pF per device (again, the 75160 and 75162 satisfy this requirement).
- Case 3: All other configurations.

Table 5-1 shows the IEEE 488.1 minimum T1 delay requirements for the three cases.

Case Number	First Byte (HSTS = 0, or ATN asserted)	Other Bytes (HSTS = 1)
Case 1	1100 ns	500 ns
Case 2	1100 ns	350 ns
Case 3	2000 ns	2000 ns

Table 5-1. IEEE 488.1 Minimum T1 Delay Requirements

T1 Delay: 9914 Mode

In 9914 mode, the USTD bit (ACCRI[3]), the vstdl bit (AUXCR), the stdl bit (AUXCR), and the HSTS signal determine the NAT9914 T1 delay (see the *HSTS Definition* section in this chapter). Table 5-2 shows the T1 delay for various settings.

HSTS I3 vstdl stdl T1 Delay (ns) X 0 0 0 2000 0 X X 0 2000 0 X X 1 1100 1 0 0 1 1100 1 0 1 X 500 X 1 1 X 350

Table 5-2. T1 Delay Settings in 9914 Mode

T1 Delay: 7210 Mode

In 7210 mode, the USTD bit (AUXRI[3]), the TRI bit (AUXRB[2]), and the HSTS signal determine the NAT9914 T1 delay. Table 5-3 shows the T1 delay for various settings.

HSTS	USTD	TRI	T1 Delay (ns)
0	0	X	2000
0	1	X	1100
1	0	0	2000
1	1	0	1100
1	0	1	500
1	1	1	350

Table 5-3. T1 Delay Settings in 7210 Mode

Using nbaf

You can use the nbaf auxiliary command in the following situation: Suppose the NAT9914 is a GPIB Talker and a byte has just been stored in the CDOR. Also suppose that the Controller asserts ATN before the NAT9914 sends the byte in the CDOR. Normally, the CDOR byte is sent when the Controller unasserts ATN. If, as a result of the Controller asserting ATN, the CDOR byte is no longer required, you can use nbaf to suppress transmission.

Receiving GPIB Data Messages

Basic Flow

Complete the following steps to receive GPIB (device-dependent) data from another device in your system:

- 1. Wait until the NAT9914 has been programmed or addressed to be an Active Listener. See the description of the MA bit in the *Interrupt Status Register 1 (ISR1)* section in Chapter 3, 9914-Mode Interface Registers, and the descriptions of the ATN and LA bits in the Address Status Register (ADSR) section in Chapter 3, 9914-Mode Interface Registers.
- 2. Issue the Release RFD Holdoff (rhdf) auxiliary command to release any pending Ready For Data (RFD) holdoff.
- 3. Perform the following steps for each data byte that is received:
 - Wait for the Byte In (BI) bit to set.
 - Read the Data In Register (DIR) to obtain the received byte.

The host interface can either poll the BI bit or configure the NAT9914 to interrupt on the BI condition by setting BI IE.

Receiving END or EOS

The END bit (ISR0[3]) indicates whether the NAT9914 has received an END or EOS message. The END message is true if the Talker asserts the GPIB EOI signal. The EOS message can be the new line character, 0A hex—if NLEN = 1 (IMR2[5]); the value written to the EOSR—if REOS =1 (ACCRA[2]); or both.

When the END bit is set, read the New Line (NL) and EOS bits in Interrupt Status Register 2 (ISR2) to determine which terminating event caused END to set.

Performing an RFD Holdoff on the Last Data Byte

You usually want to perform an RFD holdoff on the last byte of a string of data that was read in from the GPIB during a GPIB read operation. If the last byte of the data read in was sent with EOI asserted or was the EOS character, an RFD holdoff is automatically performed if the NAT9914 was programmed for the RFD Holdoff On END mode. Issue the Holdoff On All END (hlde) auxiliary command to place the NAT9914 in Holdoff On END mode.

If you do not know whether the last byte that the Talker sent will be transmitted with EOI or whether it will match the EOS character, place the NAT9914 in RFD Holdoff On All mode by issuing the hlda auxiliary command. In Holdoff On All mode, the NAT9914 performs an RFD holdoff whenever it receives a data byte from the GPIB Talker.

Also see the Acceptor Handshake Holdoffs section, which is located later in this chapter.

Using DMA/The ACCRQ* Pin

The behavior of the ACCRQ* pin depends on the value of the DMAE (ACCRI[1]), DMAO (ISR0[7]), and DMAI (ISR0[6]) bits. Refer to Table 5-4.

DMAE	DMAO	DMAI	ACCRQ* Asserts When the CDOR Is Empty	ACCRQ* Asserts When the DIR Has a Byte To Be Read		
0,	X	X	Yes	Yes		
1	0	0	No	No		
1	0	1	No	Yes		
1	1	0	Yes	No		
1 [†]	1	1	Yes	Yes		
† These settings are not recommended.						

Table 5-4. ACCRQ* Pin Behavior

Disabling ACCRQ*

When DMAE = 1, DMAO = 0, and DMAI = 0, the ACCGR* pin is disabled and will not assert.

DMA Reads

Complete the following steps to use DMA to perform a GPIB read transfer:

- 1. Disable DMA by making DMAE = 1, DMAO = 0, and DMAI = 0.
- 2. Wait for the Controller to configure the NAT9914 as a GPIB Listener.
- 3. Issue the rhdf auxiliary command to release any pending RFD holdoff.
- 4. Enable DMA by making DMAE = 1, DMAO = 0, and DMAI = 1.

ACCRQ* sets when the NAT9914 receives a data byte from the GPIB Talker. ACCRQ* clears when either a byte is read from the DIR or the control program issues the rhdf auxiliary command.

DMA Writes

Complete the following steps to use DMA to perform a GPIB write transfer:

- 1. Disable DMA by making DMAE = 1, DMAO = 0, and DMAI = 0.
- 2. Wait for the Controller to configure the NAT9914 as a GPIB Talker.
- 3. Enable DMA by making DMAE = 1, DMAO = 1, and DMAI = 0.

ACCRQ* sets when the NAT9914 is an Active Talker and the CDOR is empty. ACCRQ* clears when a byte is written to the CDOR.

Acceptor Handshake (AH) Holdoffs

The GPIB rdy Message and RFD Holdoffs

When it is a Listener, the NAT9914 must let the Talker know whether the NAT9914 is ready to receive another data byte. The NAT9914 unasserts the NRFD signal to indicate that it is ready to receive another byte. The NAT9914 generates the Ready For Next (rdy) message internally. When rdy = 1, the NAT9914 is ready to receive a data byte. When rdy = 0, the NAT9914 is not ready to receive a data byte and it asserts the GPIB NRFD signal. When the NAT9914 asserts the GPIB NRFD signal to prevent the transmission of a data byte, the NAT9914 is performing a *Ready For Data (RFD) holdoff*. (For more information, refer to Figure B-5, *Three-Wire Handshake Process*, in Appendix B, *Introduction to the GPIB*.)

The NAT9914 performs RFD holdoffs only on data bytes—that is, bytes sent with ATN unasserted. The NAT9914 can holdoff command bytes by using DAC holdoffs.

Generating the rdy Message

The local rdy message becomes false if one of the following conditions is true:

- ATN is asserted.
- The NAT9914 is performing a data byte RFD holdoff.

Data-Receiving Modes

The data-receiving mode determines what conditions set and clear data byte RFD holdoffs. The NAT9914 has four data-receiving modes. Notice that hlde mode and continuous mode can be active simultaneously.

1. Normal

In normal mode, the NAT9914 performs a data byte RFD holdoff after it accepts a data byte. After receiving a data byte, the NAT9914 cannot receive another byte until the data byte RFD holdoff condition clears. The NAT9914 releases the holdoff when you issue the rhdf auxiliary command or when the DIR is read.

2. RFD Holdoff On All Data (hlda)

In hlda mode, the NAT9914 performs a data byte RFD holdoff after it receives a data byte. Writing the rhdf auxiliary command to the AUXCR clears the RFD holdoff condition in hlda mode.

3. RFD Holdoff On END (hlde)

In hIde mode, the NAT9914 performs a data byte RFD holdoff after it receives a data byte. If the last data byte the NAT9914 received satisfies the END condition, writing the rhdf auxiliary command to the AUXCR clears the RFD holdoff. The END condition is defined by

END = EOI + (REOS & EOS) + (NLEE & newline).

If the last data byte the NAT9914 received does not satisfy the END condition, the NAT9914 releases the holdoff either when you issue the rhdf auxiliary command or when the DIR is read.

hlde mode can be combined with continuous mode, as the following section describes.

4. Continuous (cont)/(and hlde and continuous mode)

In continuous mode, the NAT9914 does not perform RFD holdoffs, data bytes are not stored in the DIR, and the BI bit does not set.

Typically, when the control program places the NAT9914 in continuous mode, it also places the NAT9914 in hlde mode. You use continuous mode and hlde mode when the NAT9914—as a Controller—wants to monitor a data transfer between two devices, but does not need to store any of the data.

If the NAT9914 is in continuous mode and hlde mode, it performs an RFD holdoff if it receives a byte satisfying the END condition. Writing the rhdf auxiliary command to the AUXCR clears the RFD holdoff.

If the NAT9914 receives a byte that does not satisfy the END condition, it does not perform an RFD holdoff.

If the NAT9914 is in continuous mode and hlde mode, bytes are not stored in the DIR and the BI bit does not set.

Choosing a Data-Receiving Mode

The hlde, hlda, and shdw signals determine the data-receiving mode of the NAT9914. Refer to Table 5-5.

hlde hlda shdw RFD Holdoff Mode 0 0 0 Normal X 0 1 Continuous X 1 0 Holdoff on All 1 0 0 Holdoff on END X 1 1 Continuous and Holdoff on End

Table 5-5. NAT9914 Data-Receiving Modes

You set and clear the hlde, hlda, and shdw signals by issuing the appropriate auxiliary commands.

DAC Holdoffs

When a DAC holdoff condition is true, the NAT9914 is interpreting but has not yet accepted a command byte that was sent by the Controller. A DAC holdoff forces the Controller to keep the command byte valid on the GPIB and the GPIB Data Valid (DAV) signal asserted. (See Figure B-5, *Three-Wire Handshake Process*, in Appendix B, *Introduction to the GPIB*.) By using DAC holdoffs, a control program can make sure that no other commands are sent until the current command has been completely processed. Once it responds to the command byte, the host interface releases the DAC holdoff by writing the valid or nonvalid auxiliary command to the AUXCR.

In most applications, you do not need to use DAC holdoffs: the NAT9914 interprets command bytes automatically. The NAT9914 sets various interrupt bits when it receives certain command bytes.

DAC holdoffs can only occur on GPIB command bytes (ATN asserted). Data bytes (ATN unasserted) can be held off with RFD holdoffs, which are described earlier in this chapter in *The GPIB rdy Message and RFD Holdoffs* section.

Determining When DAC Holdoffs Occur

The NAT9914 can be configured to perform DAC holdoffs on many different types of command bytes. The Selected DAC Holdoffs Internal Signal (SDHS) determines which command bytes cause a DAC holdoff. SDHS is defined by the following:

```
SDHS = UCG & ~(LLO + SPE + SPD + DCL + PPU & PP1)

+ ACG & LADS & ~(GET + GTL + SDC + TCT + PPC & PP1)

+ SCG & PTS

+ DHADC & (SDC + DCL)

+ DHADT & GET

+ DHALA & LAG & ~UNL

+ DHATA & TAG & ~UNT

+ DHUNTL & (UNT + UNL)

+ DHALL
```

By issuing the valid or nonvalid auxiliary command, you clear the Acceptor Data Holdoff State (ADHS). By clearing ADHS, you clear the DAC holdoff.

Read the ADHS bit (SASR[3]) to determine the state of the DAC holdoff condition.

Device Status Reporting (Polling)

Requesting Service

Asserting the SRQ Signal

The NAT9914 requests service from the GPIB CIC by asserting the GPIB Service Request (SRQ) signal. However, the host interface cannot directly control the SRQ signal: the Request Service (rsv) signal determines when the NAT9914 asserts SRQ.

After rsv asserts, the NAT9914 asserts the SRQ signal. When the CIC serial polls the NAT9914, the NAT9914 unasserts SRQ. The NAT9914 does not assert SRQ again until rsv unasserts, then reasserts. Refer to the Service Request (SR1) function in the IEEE 488.1 standard for more information.

IEEE 488.2 Service Requesting

To request service, issue the Request rsv True (reqt) auxiliary command, then write the status byte (STB) to the SPMR.

Note: If STBO IE = 1 after issuing reqt, do not write to the SPMR until the STBO interrupt condition becomes true.

When you write to the SPMR, write 0 to bit 6 (the rsv bit). The NAT9914 asserts and unasserts the rsv signal according to the Set rsv State Machine that is described in the IEEE 488.2 standard.

After the CIC serial polls the NAT9914, you must issue the reqt auxiliary command and write to the SPMR again to request service. If you want to stop requesting service before a serial poll occurs, issue the Request rsv False (reqf) auxiliary command.

TMS9914A-Style Service Requesting

Most applications should use the IEEE 488.2 service-requesting method that is described above in the *IEEE 488.2 Service Requesting* section. However, the NAT9914 also supports the TMS9914A styles of requesting service. The NAT9914 can use the rsv2 or SPMR[6] signal to request service. rsv2 and SPMS[6] are logically ORed to generate the internal rsv local message.

Using the rsv2 Signal

Issue the rsv2 and ~rsv2 auxiliary commands (by writing to the AUXCR) to set and clear the rsv2 signal. The NAT9914 also clears rsv2 when the CIC reads the serial poll response of the NAT9914 (that is, if STRS & APRS & SPAS is true).

Using the SPMR[6] Signal

Write to the SPMR to set and clear SPMR[6].

Responding to Serial Polls

If STBO IE = 0 when the CIC serial polls the NAT9914, the NAT9914 sends the STB to the CIC without the host interface intervening.

If the contents of the STB are likely to change between the time you issue reqt and the time the CIC serial polls the NAT9914, you can use the STBO IE bit. When STBO IE = 1, the NAT9914 does not respond to a serial poll immediately. Instead, when the CIC serial polls the NAT9914, the NAT9914 generates an interrupt. In response to this interrupt, the host interface writes the STB to the SPMR (write 0 to bit 6). The NAT9914 responds to the serial poll by sending the STB to the CIC.

When the NAT9914 sends the STB to the CIC, it also sends the Request Service (RQS) message to the CIC by asserting the GPIB DIO7 signal if the NAT9914 is requesting service. The CIC normally reads the STB once, but if the CIC asserts ATN between each 1-byte read, the CIC can read the STB any number of times. The NAT9914 asserts the GPIB DIO7 signal, however, only during the first read. After the first read, rsv clears.

The Pending (PEND) bit clears when the CIC asserts ATN in order to terminate the serial poll.

The NAT9914 asserts the GPIB EOI line during a serial poll if the Send Serial Poll EOI (SPEOI) bit of ACCRB is set.

Responding to Parallel Polls

Before the CIC can parallel poll the NAT9914, the NAT9914 must first be configured to respond to parallel polls. The control program can locally configure the NAT9914 (IEEE 488.1 capability code PP1) or the NAT9914 can let the CIC remotely configure the NAT9914 (IEEE 488.1 capability code PP2).

For more information, see the *Parallel Polling* section in Appendix B, *Introduction to the GPIB*.

Local Configuration

To implement local configuration, clear PP1 (ACCRI[2]) and write the desired parallel poll response to the PPR. The PPR does not automatically change when the ist signal changes state: you must update the PPR whenever the parallel poll response changes.

Remote Configuration

The ist Message

When it responds to a Parallel Poll, the NAT9914 can transmit only one bit of information to the CIC. This one bit contains the status of the ist message. If ISS = 1 (ACCRB[4]), ist is true if the NAT9914 is asserting the SRQ signal—that is, the IEEE 488.1 Service Request function of the NAT9914 is in the SRQS state.

If ISS = 0, you set and clear the ist message by using the ist and ~ist auxiliary commands. If ISS = 0, the meaning of the ist message is device dependent.

Automatic Remote Configuration

To enable automatic remote configuration, set PP1 (ACCRI[2]) and write 0 to the PPR. In this mode, the CIC

- Configures the NAT9914 without software intervention.
- Enables or disables the NAT9914 from responding to parallel polls.
- Configures the polarity of the NAT9914's response.
- Selects the PPR message that the NAT9914 uses to respond to parallel polls.

Program-Assisted Remote Configuration

If PP1 = 0, the NAT9914 treats parallel poll configuration commands as unknown commands. UNC (ISR1[5]) sets whenever the NAT9914 receives a configuration command. The control program must interpret these commands and write the proper response to the PPR. The PPR does not automatically change when the ist signal changes state: you must update the PPR whenever the parallel poll response changes.

Disabling the Parallel Poll Response

To completely disable the NAT9914 from responding to parallel polls (IEEE 488.1 capability code PP0), clear the PP1 bit in the AUXRI and write 0 to the PPR.

Generating Hardware Interrupts

The Interrupt pin asserts if the following expression is true:

```
HW_INT = GLINT & ~dai & [INT1
+ INT0
+(STBO IE & STBO)
+ (LLOC IE & LLOC)
+ (ATNI IE & ATNI)
+ (CIC IE & CIC)
```

INT1 and INT0 are bits in ISR0; GLINT is a bit in IMR2. A hardware reset sets GLINT. You set and clear dai with the dai and ~dai auxiliary commands.

If INV = 0 (ACCRB[3]), the NAT9914 drives the INT* pin low when HW_INT is true. If INV = 1, the NAT9914 drives the INT* pin low when HW_INT is false. The INT* pin has an open-collector driver; the NAT9914 does not drive the INT* pin high. The external pull-up resistor should be connected to the INT* pin.

Remote/Local State Considerations

The NAT9914 implements the GPIB Remote/Local (RL1) function as described by the IEEE 488.1 standard. The control program determines the state of the RL1 function by reading the Local Lockout (LLO) bit and the Remote (REM) bit in the ADSR. LLOC (ISR2) can interrupt on changes in the LLO bit; RLC (ISR0[1]) can interrupt on changes in the REM bit.

If the NAT9914 is not in a Lockout state (that is, LLO = 0), the control program can force the NAT9914 to enter a Local state (REM = 0) by writing an rtl auxiliary command to the AUXCR.

See the IEEE 488.1 standard and the IEEE 488.2 standard for device requirements that depend on the RL1 function.

Device Triggering

The NAT9914 enters the Device Trigger Active State (DTAS) when the GPIB Controller sends the Group Execute Trigger (GET) command to the NAT9914. As the IEEE 488.1 standard requires, the NAT9914 enters DTAS only if the NAT9914 is an Addressed Listener.

The GET bit in ISR1 sets when the NAT9914 enters DTAS. The GET bit can cause an interrupt if GET IE = 1 (IMR1[7]).

If DHADT = 1 (ACCRE[3]), the NAT9914 —whether or not it is a GPIB Listener—performs a DAC holdoff when it receives the GET command. DHADT can cause an interrupt if UNC IE = 1 (IMR1[5]).

Device Clearing

As the IEEE 488.1 standard requires, the NAT9914 enters the Device Clear Active State (DCAS) when the GPIB Controller sends the Device Clear (DCL) command or when the NAT9914 is a GPIB Listener and the Controller sends the Selected Device Clear (SDC) command.

The DCAS bit (ISR1[3]) detects when the NAT9914 enters the Device Clear Active State. The DCAS bit can cause an interrupt if DCAS IE = 1 (IMR1[3]). If DCAS IE = 1, the NAT9914 performs a DAC holdoff whenever DCAS sets.

If DHADC = 1 (ACCRE[2]), the NAT9914—whether or not it is a GPIB Listener—performs a DAC holdoff when it receives the DCL or SDC command. DHADC can cause an interrupt if UNC IE = 1 (IMR1[5]).

Chapter 6 Controller Software Considerations

This chapter explains important GPIB Controller considerations. The information in this chapter applies only to applications in which the NAT9914 has GPIB Controller capabilities. Because a GPIB Controller has Talker, Listener, and Controller capabilities, you should also refer to Chapter 5, *Software Considerations*.

This chapter, except where noted, applies only to applications that use the NAT9914 in 9914 mode. You should be familiar with general GPIB concepts. For introductory material on GPIB, refer to Appendix B, *Introduction to the GPIB*.

System Controller Considerations

In a GPIB system, only one device may be the System Controller. The System Controller drives the GPIB Remote Enable (REN) and Interface Clear (IFC) signals true or false. The System Controller becomes the Active Controller by asserting IFC.

Becoming System Controller

Complete the following steps to make the NAT9914 become the System Controller:

- Enable the GPIB transceivers to drive the GPIB IFC and REN signals. You use some means external to the NAT9914 to perform this action. In a typical system, a 75162-type transceiver drives these signals. In such a system, you assert the SC pin of the 75162 to enable the GPIB transceivers to drive the GPIB IFC and REN signals. See Chapter 7, *Hardware Considerations*.
- Write the sic auxiliary command to the Auxiliary Command Register (AUXCR) to assert the GPIB IFC signal. The IFC message initializes the GPIB interface functions of all devices on the bus. The NAT9914 becomes CIC and asserts the GPIB Attention (ATN) signal.
- 3. Wait at least 100 μ s. The IEEE 488.1 standard requires that IFC be asserted for at least 100 μ s.
- 4. Write the ~sic auxiliary command to the AUXCR to unassert the GPIB IFC signal.

Other System Controller Capabilities: Setting and Clearing REN

The System Controller can assert and unassert the GPIB REN signal by writing the sre and \sim sre commands to the AUXCR. The control program must guarantee that the NAT9914 never unasserts the REN signal for less than 100 μ s.

Disabling System Controller Capabilities

Complete the following steps to disable the System Controller capabilities of the NAT9914:

- 1. Write the ~sre and ~sic auxiliary commands to the AUXCR.
- Enable the GPIB transceivers to receive the GPIB IFC and REN signals. You use some means external to the NAT9914 to perform this action. In a system that uses a 75162-type transceiver, you unassert the SC pin of the 75162 to enable the GPIB transceiver to receive the GPIB IFC and REN signals.

GPIB Controller Considerations

Initialization for Controllers

In addition to the initialization described in the *Chip Initialization Sequence* section in Chapter 5, you should set the Listen When Controller (LWC) and Automatic Take Control (ATCT) bits in Accessory Register B (ACCRB) if your application uses the NAT9914 as a Controller.

Setting ATCT lets the NAT9914 receive control from another Controller without software intervention. Setting LWC lets the NAT9914 monitor GPIB commands that it sends to other devices.

Three Basic Controller States

The IEEE 488.1 Controller function has many states, but for clarity, this manual groups them into three basic Controller function states: Idle Controller State, Active Controller State, and Standby Controller State. See Figure 6-1.




Figure 6-1. Basic Controller States

Idle Controller State

In the Idle Controller State, the NAT9914 is not CIC and does not drive the ATN signal. The NAT9914 can, however, send and receive data bytes in the Idle Controller State if the device that is CIC addresses the NAT9914 to talk or listen.

Only one device can be CIC at a time. Therefore, every GPIB device except the CIC must be in the Idle Controller State. In Talk-Only and Listen-Only applications, no device is CIC.

The NAT9914 enters the Idle Controller State if the Power On (pon) message is true or if another device asserts the GPIB IFC message.

Active Controller State

In the Active Controller State, the NAT9914 is CIC and it drives the ATN signal asserted.

As an Active Controller, the NAT9914 can send remote multiline messages (commands such as Untalk) and conduct serial and parallel polls. No devices can send or receive data bytes when the NAT9914 is the Active Controller.

Standby Controller State

In the Standby Controller State, the NAT9914 is CIC and drives the ATN signal unasserted. As a Standby Controller, the NAT9914 can send and receive data bytes if it addresses itself to talk or listen.

Determining the Active Basic Controller State

Read the ADSR and ISR2 to examine the CIC (ISR2[0]) and ATN (ADSR[5]) bits. Read Table 6-1 to determine the active Basic Controller State.

CIC (ISR2[0])	ATN (ADSR[5])	Basic Controller State
0	X	Idle Controller
1	1	Active Controller
1	0	Standby Controller

Table 6-1. Active Basic Controller State

Changing Controller States

Idle State to Active State: Becoming CIC

When the NAT9914 becomes System Controller (by issuing the sic command), it exits the Idle Controller State and enters the Active Controller State. The NAT9914 also enters the Active Controller State if another CIC passes control to it. The NAT9914 receives control from another CIC when the following events occur (assuming that ATCT = 1—see the *Initialization for Controllers* section, which is earlier in this chapter):

- 1. The current CIC sends the GPIB talk address (MTA) of the NAT9914. The NAT9914 enters the GPIB Talker Addressed State (TADS) and sets the Talker Active (TA) bit in the Address Status Register (ADSR).
- 2. The current CIC sends the GPIB Take Control (TCT) message to the NAT9914.
- 3. The current CIC waits for the GPIB handshake to complete. The device that sent the TCT message becomes an Idle Controller and stops driving ATN.
- 4. When ATN unasserts, the NAT9914 becomes the Active Controller and asserts ATN. The NAT9914 sets the CIC bit (ISR2[0]) and the BO bit (ISR0[4]).

Active State to Standby State

Complete the following steps to make the NAT9914 exit the Active Controller State and enter the Standby Controller State:

- 1. Complete any necessary addressing. In most cases, you address the NAT9914 to be a Talker or a Listener before the NAT9914 becomes the Standby Controller.
- 2. Wait until the BO bit (ISR0[4]) is set in order to guarantee that no parallel poll or command transfer is in progress.
- 3. Write the Go To Standby (gts) auxiliary command to the AUXCR.

Standby State to Active State

Complete the following steps to make the NAT9914 exit the Standby Control State and enter the Active Control State:

- 1. Wait for the chip to finish transferring bytes as a Talker or a Listener.
- 2. Write the Take Control Asynchronously (tca) auxiliary command to the AUXCR.
- 3. Wait for the CIC bit to set. The CIC bit sets when the NAT9914 becomes the Active Controller.

Active State to Idle State: Passing Control

The NAT9914 exits the Active Controller State and enters the Idle Controller State by passing control to another device. Complete the following steps to pass control to another device:

- 1. Send the device's talk address (its MTA) across the GPIB.
- Send the TCT command.

The NAT9914 enters the Idle Controller State and unasserts ATN when the device accepts the TCT command.

Sending Remote Multiline Messages (Commands)

Complete the following steps to send commands (GPIB interface messages) to devices in your system:

- 1. Make the NAT9914 become the Active Controller.
- 2. Wait for the Byte Out (BO) bit to set.
- 3. Perform the following actions for each command that is sent:
 - Write the command byte to the Command/Date Out Register (CDOR).
 - Wait for either the BO bit (ISR0[4]) or the ERR bit (ISR1[6]) to set. BO indicates that all devices in the system have accepted the command. ERR indicates that no properly operating GPIB devices are in the system.

The host interface can either poll the BO and ERR bits or configure the NAT9914 to interrupt on these conditions by setting BO IE and ERR IE.

If the ERR bit sets, clear any byte that may be in the CDOR by issuing the nbaf auxiliary command.

Normally, command string are short and DMA is not used.

Polling: Obtaining Status from Devices

According to the IEEE 488.1 standard, the CIC obtains status from devices by using two methods: Parallel Polls and Serial Polls. A CIC can only serial poll one device at a time. The device responds by sending back a status byte to the CIC. All system devices can respond to a parallel poll simultaneously. However, each device can send only one bit of status to the CIC.

Any device can assert the GPIB Service Request (SRQ) signal to indicate that its status has changed. The CIC can poll devices at any time; however, the CIC does not generally poll devices unless SRQ is asserted.

Conducting Serial Polls

The NAT9914, as a CIC, can serial poll other devices as described in the IEEE 488.1 standard. Complete the following steps to conduct a serial poll:

- 1. Make the NAT9914 become the Active Controller.
- 2. Send the Untalk (UNT) and Unlisten (UNL) commands to unaddress all devices.
- 3. Send commands to configure the device to be serial polled as a Talker.
- 4. Configure the NAT9914 to be a Listener.
- 5. Send the Serial Poll Enable (SPE) command.
- 6. Make the NAT9914 become a Standby Controller. (See the *Changing Controller States* section, which is earlier in this chapter.)

The device then sources its status byte. The NAT9914 should read this byte from the Data In Register (DIR) like it would read any other data transfer from the device. After it has read the status byte, make the NAT9914 become the Active Controller again, then send the Serial Poll Disable (SPD) command.

Configuring Devices for Parallel Polls

If the NAT9914 is the Controller, complete the following steps to remotely configure other devices to respond to parallel polls:

- 1. Place the NAT9914 in the Active Controller state.
- 2. Send the GPIB UNL (Unlisten) message to unaddress all GPIB Listeners.
- Address a device to Listen by sending the My Listen Address (MLA) command and—if the device uses secondary addressing—the My Secondary Address (MSA) command of the device.
- 4. Send the GPIB Parallel Poll Configure command (PPC).
- 5. Send the Parallel Poll Enable (PPE) message for that device. (See the *Determining the PPE Message* section in Appendix B.)
- 6. Repeat steps 2 through 5 for each device that you will configure.

To disable a device from responding to parallel polls, repeat steps 1 through 3, then send the GPIB Parallel Poll Disable (PPD) command.

Conducting Parallel Polls

The NAT9914, as a CIC, can parallel poll other devices as described in the IEEE 488.1 standard. The NAT9914 parallel polls other devices by using the rpp auxiliary command. Complete the following steps to conduct a parallel poll:

- 1. Make the NAT9914 become the Active Controller.
- 2. Write the rpp auxiliary command to the AUXCR.
- 3. Wait at least 2 µs.
- 4. Read the Command Pass Through Register (CPTR) to obtain the poll response.
- 5. Write the ~rpp auxiliary command to the AUXCR.

Note: For more information on parallel polls, see the Parallel Polling section in Appendix B, Introduction to the GPIB.

Chapter 7 Hardware Considerations

This chapter explains important NAT9914 hardware-interfacing considerations, including a description of the pins.

Pin Descriptions

GPIB Transceiver Controls

TE

TE asserts when the NAT9914 drives the GPIB DIO signals. The NAT9914 drives the DIO signals when it is responding to a parallel poll or when it is sourcing data bytes, command bytes, or status bytes. TE can be connected directly to the TE inputs of 75160 and 75162 GPIB transceivers.

 $TE = (PPAS \& \sim CIC) + \sim SIDS$

CONT*

CONT* (or equivalently CIC*) asserts when the NAT9914 is the Active or Standby Controller. CONT* unasserts when the NAT9914 is an Idle Controller. The NAT9914 is CIC when it is the Active or Standby Controller.

Referring to the IEEE 488.1 Controller function:

$$CONT* = CIDS + CADS$$

When the NAT9914 is the Active Controller, it asserts the IEEE 488 ATN* signal. As the Active Controller, the NAT9914 can send remote multiline messages (commands) and conduct serial and parallel polls.

When the NAT9914 is the Standby Controller, it does not assert the IEEE 488 ATN* signal. When the NAT9914 is the Standby Controller, the IEEE 488 Addressed Talker can send data messages to the Addressed Listener.

The value of the CIC signal can be read as bit ISR2[0]. If CIC = 1, the NAT9914 is asserting the CONT* pin.

GPIB Signal Pins

You can directly connect the NAT9914 GPIB signal pins (IFC, REN, SRQ, ATN, EOI, DAV, NDAC, and NRFD) to a GPIB transceiver. One popular transceiver is the

75162 IC. If you use a 75162, you must connect the GPIB *bus* pins that are on the 75162 (usually pins 3 through 10 in a DIP package) to the GPIB connector and connect the *terminal* pins (pins 13 through 20 in a DIP package) to the NAT9914. (See Figure 7-2.)

GPIB Data Bus Pins

You can directly connect the NAT9914 GPIB data bus pins (DIO[8–1]) to a GPIB transceiver. One popular transceiver is the 75160 IC. If you use a 75160, you must connect the GPIB *bus* pins that are on the 75160 (usually pins 2 through 9 in a DIP package) to the GPIB connector and connect the *terminal* pins (pins 12 through 19 in a DIP package) to the NAT9914.

CPU Register Control Pins

CE* and CPU Address Bus

The address bus, RS(2-0), selects one NAT9914 internal register for reading and writing. The Page-In auxiliary commands affect which register RS(2-0) selects. See *The Page-In Condition* section in Chapter 3, 9914-Mode Interface Registers.

The NAT9914 ignores RS(2-0) if the host interface asserts the ACCGR* pin or if the host interface does not assert CE*.

DBIN/WE*

During I/O read cycles, the CPU drives WE* unasserted, then drives DBIN to a logic high. The CPU performs these two actions to enable the CPU to read the NAT9914 register that RS(2-0) selects.

During I/O write cycles, the CPU drives DBIN to a logic low, then asserts WE*. The CPU performs these two actions to enable itself to write to a NAT9914 register. The CPU data bus is latched on the trailing edge of the WE* signal.

During DMA read cycles, the DMA Controller drives DBIN to a logic low to enable the DMA Controller to read the NAT9914 Data In Register (DIR).

During DMA write cycles, the DMA Controller must drive DBIN to a logic high level and then assert WE*. The NAT9914 ignores the WE* signal if ACCGR* is asserted and DBIN is driven to a logic low.

NAT9914 Data Bus

Note: The NAT9914 data bus naming convention is reversed from normal naming conventions. D0 is the most significant bit of the NAT9914 data bus. D7 is the least significant bit of the NAT9914 data bus.

The register descriptions in this manual follow normal naming conventions: bit 7 refers to the most significant register bit. For example, if you want to set the MAC IE bit (ISR0, bit 0), the CPU drives its DATA0 pin high. This action drives the D7 pin of the NAT9914 high and thus causes bit 0 of the selected register to set.

You generally connect the D0 pin of the NAT9914 to the DATA7 pin of the CPU; you connect the D7 pin of the NAT9914 to the DATA0 pin of the CPU.

DMA Pins

ACCRQ*

ACCRQ* is an output-only pin. If the application does not require DMA, you can leave ACCRQ* unconnected.

See the *Using DMA/The ACCRQ* Pin* section in Chapter 5, *Software Considerations*.

ACCGR*

Asserting ACCGR* enables accesses to the CDOR (for DMA writes) and the DIR (for DMA reads). Asserting ACCGR* also unasserts the ACCRQ* pin. The NAT9914 ignores the CE* and RS(2-0) pins when ACCGR* is asserted.

The ACCGR* pin is an active low input-only pin with an internal pull-up resistor. If the application does not require DMA, you can connect ACCGR* to Vcc or leave ACCGR* unconnected.

Other Pins

INT*

The INT* pin has an open-collector driver: the NAT9914 does not drive the INT* pin high. An external pull-up resistor should be connected to the INT* pin. See the *Generating Hardware Interrupts* section in Chapter 5, *Software Considerations*.

Several interrupting conditions depend on the CLK signal. For these interrupts, the delay between an event and the related interrupt asserting depends on the CLK frequency.

TR

TR asserts when the NAT9914 is in the IEEE 488 Device Trigger Active State (DTAS). The NAT9914 enters the DTAS when it is an Addressed Listener and is receiving the Group Execute Trigger (GET) command from the Active Controller.

TR also pulses when the trig auxiliary command is written to the Auxiliary Mode Register (AUXMR) in 7210 mode or when the fget auxiliary command is written to the Auxiliary Command Register (AUXCR) in 9914 mode.

RESET*

Asserting RESET* places the NAT9914 in 9914 mode. (See Figure 2-2, *Changing the NAT9914 Mode*, in Chapter 2, *NAT9914 Architecture*.) Asserting RESET* initializes all GPIB interface functions. The NAT9914 asserts the local swrst message (or equivalently the pon message) until the control program issues the ~swrst auxiliary command. See the *Auxiliary Command Register (AUXCR)* section in Chapter 3, *9914-Mode Interface Registers*.

The RESET* signal is asynchronous to the CLK signal.

CLK

The following list summarizes the CLK signal requirements for the NAT9914:

- The CLK pin is a TTL input.
- The minimum CLK frequency is 0.5 MHz.
- The NAT9914 does not function properly without a CLK signal.
- The rising and falling edges of the CLK signal must be monotonic.
- The minimum pulse width of the CLK signal high or low (T_{pw} in Figure 7-1) is 15 ns.

• National Instruments does not specify the maximum rise or fall time of the CLK signal (*T*_{rf} in Figure 7-1). Using a signal with unusually slow rise and fall times can adversely affect power consumption.




Figure 7-1. CLK Signal Timing Diagram

Interfacing to Common GPIB Transceivers

Figure 7-2 shows how to interface the NAT9914 to the 75160 and 75162 transceivers. The SC signal can be driven by a register external to the NAT9914.




Figure 7-2. Interfacing the NAT9914 to the 75160 and 75162 Transceivers

Appendix A Common Questions

This appendix lists common questions and answers.

What should I do if the EOI signal is not behaving as I expect?

The EOI asserts for one of four reasons:

- The NAT9914 is conducting a parallel poll.
- The SPEOI bit (ACCRB[1]) is set and the NAT9914 is responding to a serial poll.
- The XEOS (ACCRA[3]) bit is set, the CDOR contains an EOS character, and the NAT9914 is in TACS.
- The feoi command is active and the NAT9914 is in TACS.

The NAT9914 will stay in the feoi state until the EOI byte and the next byte are written to the CDOR. Although there is no command to remove EOI, the nbaf auxiliary command (write 5 to the AUXCR) clears the feoi state. Use the following algorithm for the last byte of a write transfer to assert EOI during the last byte and then unassert EOI after the last byte.

```
if last byte of transfer
write feoi to the AUXCR
write byte to CDOR
wait for BO interrupt
write nbaf to AUXCR
end if
```

If there are two devices, one using a NAT9914 with a 16 MHz clock frequency, and another using the NAT9914 with a 5 MHz clock frequency, will the one with the higher clock frequency communicate faster?

Yes, but not much faster. Depending on the application, the 16 MHz chip might increase throughput by up to 15%. It will not make your throughput 3 times faster.

When the NAT9914 sends a data byte, it delays for a time "T1." The longer the T1 delay is, the longer it takes to transfer a byte.

Common Questions Appendix A

For example, suppose you program the NAT9914 to use a T1 delay of 500 ns. For a 5 MHz clock, T1 would have to be at least 600 ns, because it must be some multiple of the clock period. On average, the actual delay would be about 700 ns, because you must add about 0.5 of a clock period for synchronizing delays. For a 16 MHz clock, 500 ns is an exact multiple of the clock period, so the average T1 delay would be close to 500 ns + 0.5 clock periods—about 531 ns.

Therefore, the T1 delay for a 16 MHz clock might be 169 ns shorter (on average) than that of a 5 MHz clock. The faster clock saves 169 ns of time on every bite. If your throughput is 10 kBytes/s, this will not be a noticeable time difference. However, if your throughput is 800 kBytes/s, the difference will be noticeable.

Although the faster clock frequencies don't improve throughput very much, the NAT9914 is designed have high throughput at any clock frequency.

What should I do if I am using a clock that uses fractional output frequencies?

Simply round up to the next highest integer. Examples follow:

Fractional Output Frequency	ICR Value
1.2	2
3.35	4
3.6864	4

You can write any integer higher than the actual input frequency to the ICR. Even if you do not write any value to the ICR, the NAT9914 will still work with actual frequencies of 1.2, 3.35, 3.6864 MHz, because it defaults to 5 MHz.

The NAT9914 uses the input clock to generate certain delays, such as the T1 delay (see previous question). For example, suppose you program the NAT9914 to use a 2 μ s nominal T1 delay. The NAT9914 examines the ICR register to determine how many clock periods to wait. If the ICR contains 2, the NAT9914 assumes that the input frequency is 2 MHz and the clock period is 500 ns. For a delay of 2 μ s, the NAT9914 calculates that it will need to wait:

$$2 \mu s \div 500 \text{ ns} = 4 \text{ clock periods}$$

If the ICR contains 2, the NAT9914 waits for 4 clock periods regardless of the actual clock frequency. If the actual frequency is 1.2 MHz (with a clock period of 833 ns), the actual delay will be:

4 clock periods x 833 ns = $3.33 \mu s$

3.33 μ s is longer than the nominal 2 μ s, but this is acceptable. The T1 delay can be longer than 2 μ s.

Appendix B Introduction to the GPIB

This appendix discusses the history of the GPIB, GPIB hardware configurations, and serial polling.

History of the GPIB

Hewlett-Packard developed the original GPIB (and called it the HP-IB) in the late 1960s. Hewlett-Packard developed its HB-IB to connect and control programmable instruments that Hewlett-Packard had manufactured. The introduction of digital controllers and programmable test equipment created the need for a standard, high-speed interface that would permit communication between instruments and controllers from various vendors. In 1975, the IEEE published ANSI/IEEE Standard 488-1975, *IEEE Standard Digital Interface for Programmable Instrumentation*, which contained the electrical, mechanical, and functional specifications of an interfacing system. The original IEEE 488-1975 was revised in 1978 primarily for editorial clarification and addendum. This bus is now used worldwide and is known by three names:

- General Purpose Interface Bus (GPIB)
- Hewlett-Packard Interface Bus (HP-IB)
- IEEE 488 Bus

Because the original IEEE 488 document contained no guidelines for preferred syntax and format conventions, work continued on the specification to enhance system compatibility and configurability among test systems. This work resulted in a supplement standard—IEEE 488.2, *Codes, Formats, Protocols, and Common Commands*—that you use with IEEE 488 (which was renamed IEEE 488.1).

IEEE 488.2 does not replace IEEE 488.1. Many devices still conform only to IEEE 488.1. IEEE 488.2 builds on IEEE 488.1 by defining a minimum set of device interface capabilities, a common set of data codes and formats, a device message protocol, a generic set of commonly needed device commands, and a new status reporting model.

In 1990, a consortium of test and measurement companies developed the Standard Commands for Programmable Instrumentation (SCPI) document. SCPI defines specific commands that each instrument class (which usually includes instruments from various vendors) must obey. Thus, SCPI guarantees complete system compatibility and configurability among these instruments. You no longer need to learn a different command set for each instrument, and you can easily replace an instrument from one vendor with an instrument from another.

The IEEE 488.1 Specification

The GPIB is a digital, 8-bit, parallel communications interface with maximum data transfer rates over 1 MB/s. The bus supports one system controller—usually a computer—and up to 14 additional instruments. Because the GPIB is an 8-bit parallel interface with fast data transfer rates, it has gained popularity in other applications such as intercomputer communication and peripheral control.

IEEE 488.2 and SCPI Specifications

Although IEEE 488.1 eliminated the need to find the right type of connector and determine which signal line was connected to which pin, it did not solve other problems. More than 10 years after the release of IEEE 488.1, IEEE 488.2 and SCPI solved these problems.

Problems with IEEE 488.1 Compatible Devices

Users of IEEE 488.1 compatible devices encountered the following problems:

- No common method for performing operations existed: In a system with two
 different meters, one meter could require a command to take a reading while the
 other could take a reading without a command.
- No common data format existed among communicating devices: Two
 communicating devices used two different formats to represent the same number.
- No common command set existed: Two devices performed identical functions, but used completely different device-dependent data messages.
- Status reporting was unique to each device: Each device reported its status information in a different format.

The IEEE 488.2 Solution

The IEEE 488.2 standard eliminates the IEEE 488.1 problems through the following solutions:

- IEEE 488.2 contains a minimum set of required device interface capabilities.
- IEEE 488.2 specifies a way of presenting data through data formats and codes.
- IEEE 488.2 defines a specific protocol for sending device messages and the syntax for multiple commands in a single string.

- IEEE 488.2 contains a common command set.
- IEEE 488.2 contains a standard status reporting model.

SCPI Specification

The SCPI specification expands the IEEE 488.2 common command set by defining a single, comprehensive command set that is suitable for all instruments. For example, all SCPI-compatible voltmeters, regardless of manufacturer or model, respond to the same command for reading AC voltage. Their response format is also the same.

SCPI embraces many of the commands and protocols that the hardware-independent portion of the IEEE 488.2 standard defines. Figure B-1 illustrates the structure of the GPIB standards.




Figure B-1. Structure of the GPIB Standards

The combination of IEEE 488.2 and SCPI leads to greater productivity by featuring software command standards and instant interchangeability. Rather than learning a different command set for each instrument, you can focus on solving measurement problems.

Although you can mix SCPI and non-SCPI instruments in a system, your complete system must adhere to IEEE 488.2 for you to fully benefit from these standards.

See Appendix C, Standard Commands for Programmable Instruments (SCPI), for more information.

GPIB Hardware Configuration

A GPIB hardware setup consists of two or more GPIB devices (instruments and/or interface boards) that are connected by a GPIB cable. The cable assembly consists of a shielded 24-conductor cable with a plug and a receptacle (male/female) connector at each end. With this design, you can link devices in a linear configuration, a star configuration, or a combination of these two configurations (see Figures B-2 and B-3).




Figure B-2. Linear Configuration




Figure B-3. Star Configuration

GPIB Signals and Lines

The GPIB has 16 signal lines and 8 ground return or shield drain lines (see Figure B-4). All GPIB devices share the same 24 bus lines. The 16 signal lines fall into three groups:

- Eight data lines.
- Five interface management lines.
- Three handshake lines.




Figure B-4. GPIB Connector and Pin Assignments

Data Lines

The eight data lines, DIO1 through DIO8, carry the command and data messages on the GPIB. All commands and most data use the 7-bit ASCII or ISO code set; thus, the eighth bit, DIO8, is not used or is used for parity.

Interface Management Lines

The following lines manage the flow of information across the GPIB:


- Interface Clear (IFC)
- Attention (ATN)
- Remote Enable (REN)
- End-or-Identify (EOI)
- Service Request (SRQ)

Interface Clear (IFC)

Only the System Controller can control the IFC line. The System Controller uses IFC to take control of the bus asynchronously. This action must initially be done to establish Controller status.

The IFC line is the master reset of the GPIB. When it is asserted, all devices return to a known quiescent state.


Interface Clear (IFC)



- Places all devices into quiescent state.
- · Is asserted by System Controller.

Attention (ATN)


When the ATN line is asserted, all devices become Listeners and participate in the communication. ATN signifies that a GPIB command message or data message is present on the data lines. When ATN is unasserted, information on the bus is interpreted as a *data* message. When ATN is asserted, information on the bus is interpreted as a *command* message.





Remote Enable (REN)

The System Controller uses the REN line to put devices into a remote state. Each device has its own remote/local state capabilities. The IEEE 488 standard requires a device to go into a remote programming state whenever the REN line is asserted and addressed to listen.

Remote Enable (REN)








End-or-Identify (EOI)

Some devices terminate their output data by using the EOI line. A Talker asserts EOI along with the last byte of data. A Listener stops reading data when the EOI is asserted. More details of transfer termination are presented later. This line is also used in parallel polling, which will be discussed later.

End Or Identify (EOI)


- · Signals end of data.
- Signals the execution of a Parallel Poll.
- · Is asserted by current Talker.



Service Request (SRQ)

A device asserts the SRQ line at any time in order to notify the CIC that it needs service. The SRQ line remains asserted until the device is serial polled. The Controller must monitor SRQ, poll the device, and determine the type of service the device needs.

Service Request (SRQ)



- · Alerts Controller that service is needed.
- Is asserted by Non-Controller.

Handshake Lines

Three lines asynchronously control the transfer of message bytes among devices:

- Not Ready For Data (NRFD)
- Not Data Accepted (NDAC)
- Data Valid (DAV)

The GPIB uses a three-wire interlocking handshake scheme. This handshake scheme guarantees that message bytes on the data lines are sent and received without transmission error.

Not Ready For Data (NRFD)

The NRFD line indicates whether a device is ready to receive a data byte. When a Controller is sending commands, all devices drive NRFD. When a Talker is sending data messages, only Listeners drive NRFD.

Not Data Accepted (NDAC)

The NDAC line indicates whether a device has accepted a data byte. When a Controller is sending commands, all devices drive NRFD. When a Talker is sending data messages, only Listeners drive NRFD.

Note: This handshake scheme limits the transfer rate on the GPIB to that of the slowest active Listener. The transfer rate is limited because a Talker waits until all Listeners are ready (that is, NRFD is false) before sending data and waits for all Listeners to accept data (that is, NDAC is false) before transferring more data. Therefore, the slowest device dictates the maximum GPIB transfer rate.

Data Valid (DAV)

The DAV line indicates whether signals on the data lines are stable (valid) and whether devices can safely accept the signals. When the Controller sends commands, it controls DAV, and when the Talker sends data messages, it controls DAV.

Figure B-5 illustrates the three-wire handshake process.




Figure B-5. Three-Wire Handshake Process

Three-Wire Handshake Process

GPIB devices use the three-wire handshake process to transfer information. The three-wire handshake process is identical for command and data transfers. During command transfers, the Controller drives the DIO and DAV lines; all devices drive the NRFD and NDAC lines. During data transfers, the Talker drives the DIO and DAV lines; all Listeners drive the NRFD and NDAC lines.

Devices drive the NDAC and NRFD lines with open-collector drivers, so if any device drives NDAC (or NRFD) to a low voltage level, the signal is logically asserted (true). If no device drives NDAC (or NRFD) to a low voltage level, the signal floats to a high voltage level; thus, the signal is logically unasserted (false).

The following actions occur during the three-wire handshake process (refer to Figure B-5):

- 1. The Talker (or Controller) places data on the DIO lines and waits at least T1 seconds.
- 2. After the T1 delay, the Talker waits until the Listener unasserts NRFD. NRFD unasserted (*not* Not-Ready-For Data) indicates that the Listener can receive the data byte.
- 3. The Talker asserts DAV to indicate that new data is valid on the DIO lines.
- 4. The Listener asserts NRFD to signal a Not Ready Status (Don't Send More Yet).
- 5. When the Listener accepts the current byte (by placing it in some internal buffer or by otherwise processing it), the Listener unasserts NDAC.
- 6. The Talker unasserts DAV.
- 7. The Listener asserts NDAC, then the Talker executes step 1 to begin transferring the next byte.

Physical and Electrical Specifications

To achieve the GPIB's high data transfer rate, you must limit the physical distance between devices and the number of devices on the bus. This limitation is necessary because the GPIB is a transmission line system. Any distance beyond the maximum allowable cable length, as well as any excess GPIB device loads, can surpass interface circuit drive capability.

The IEEE 488 standard dictates the following limits:

 The total length of all cables is less than or equal to 2 m times the number of connected devices—up to a total of 20 m. No more than 15 devices are connected to each bus, with at least two-thirds of the devices powered on.

If you must exceed these limits, you can purchase bus extenders and expanders.

Controllers, Talkers, and Listeners

All buses operate under rules that ensure that data passes reliably and that instruments do not use the bus simultaneously. To determine which device has active control of the bus, devices are categorized as *Controllers*, *Talkers*, or *Listeners*. Whenever two devices communicate, one device will be a Talker and the other will be a Listener. In addition, one device will always be a Controller.

Controllers

Most GPIB systems consist of one computer and a variety of instruments. In this type of system, the computer is typically the System Controller. If multiple computers are connected, several devices can have Controller capability, but only one Controller is active, or *Controller-In-Charge* (CIC), at a time. Active control can pass from the current CIC to an idle Controller.

For each GPIB system, you must define a System Controller. You usually define the System Controller through jumper settings on the GPIB interface board, a software configuration file, or both. Only one device on the bus, the System Controller, can make itself the CIC.

The four primary responsibilities of a Controller are the following:

- Defining the communication links.
- Responding to devices requesting service.
- Sending GPIB commands.
- Passing/receiving control.

Talkers and Listeners

You can set most GPIB devices to be either Talkers or Listeners. However, some devices only talk or only listen. Each device accepts its own command set and has its own method of terminating data strings. Talkers and Listeners have the following properties:

Talkers

- Are instructed by the Controller to talk.
- Place data on the GPIB.
- Permit only one device to talk at a time.

Listeners

- Are instructed by the Controller to listen.
- Read data that the Talker places on the GPIB.
- Permit several devices to be Listeners simultaneously.

You can compare GPIB operation to a classroom. The instructor (Controller) controls the communication of data between the students (devices). The instructor decides who talks and who listens. On the GPIB, a device cannot talk or listen unless the Controller explicitly tells it to do so.

Figure B-6 shows a system setup example.




Figure B-6. System Setup Example

Data and Command Messages

In a classroom, when the instructor tells the students who is the Talker and who are the Listeners, his or her information is a command—not the actual data information that the instructor will send. On the GPIB, this distinction is not so intuitive. The bus management line, ATN, determines what type of message you are sending on the bus. If this line is unasserted, the information on the bus is a *data message*; if this line is asserted, the information is a *command message* from the Controller to all devices. The devices on the GPIB monitor the ATN line, determine the data type, and treat the data appropriately.

GPIB Addressing Protocol

In a classroom, an instructor either speaks to the entire class or to a particular student. To speak to a student, the instructor first addresses that student by name.

Addressing on the GPIB follows the same idea. Before any communication can take place on the bus, you must address the Talker and Listener. Before any data passes between devices, the Controller determines who talks and who listens.

In the classroom, we address people by their names. However, on the GPIB, each device (including the Controller) has a unique *primary GPIB address* in the range of 0 to 30 (decimal). The Controller places a command message specifying the addresses of the Talker and Listener devices on the bus.


The Controller sends a single byte (8 bits) of information for a Talker or Listener address command message. Address command messages have the following format:

Bit	7	6	5	4	3	2	1	0
Data		TA	LA	X	X	X	X	X

Bits 0 through 4 contain the binary GPIB primary address of the device in communication, and either bit 5—Listener Address (LA)—or bit 6—Talker Address (TA)—will be set if the device is a Talker or a Listener. Bit 7 is never used and is considered a *don't care* bit. For simplicity, assume bit 7 is zero.


Consider an example in which a Controller at primary GPIB address 0 talks to a device at primary GPIB address 1. To establish the communication link, the Controller must send its GPIB talk address and the device's listen address over the GPIB. In this example, these addresses are as follows:

Bit Patterns Sent to Set Up Talker



Refer to the *Multiline Interface Command Messages* table (in Appendix D) and find the hex 40 location. On the same row under the *Msg* column, you see the message MTA0, which means *My Talk Address 0*. Hex 40 is the command message for setting device 0 to be a Talker.

Bit Patterns Sent to Set Up Listener



Refer to the *Multiline Interface Command Messages* table and find the hex 21 location. On the same row under the *Msg* column, you see the message MLA1, which means *My Listen Address 1*. Hex 21 is the command message for setting device 1 to be a Listener.

Reading the Multiline Interface Command Messages Table

By using the *Multiline Interface Command Messages* table, you can understand how the GPIB circuitry interprets the bit patterns to produce the proper message commands. The *Multiline Interface Command Messages* table is organized into four groups of columns. The left or first group of columns (hex 00–1F) represents the primary GPIB addresses. Moving to the right to the next group of columns (hex 20–3F), you will find the corresponding listen addresses (MLA). The listen address of a device is formed by adding hex 20 to the GPIB primary address. Again, move right to the next group of columns (hex 40–5F) for the corresponding talk addresses (MTA). You form the talk address of a device by adding hex 40 to the GPIB primary address.

Secondary Addressing

A device can have a secondary address. A secondary address is in the range of 0 to 30 decimal (IE hex). To form a secondary address command (bit pattern), add 96 decimal (60 hex) to the secondary address. You address a device with a secondary address by sending the primary GPIB address, then the corresponding secondary address. With secondary addressing, you can assign up to 961 talk and listen addresses. Most instruments do not use secondary addressing. In the *Multiline Interface Command Messages* table, the group of columns on the right (hex 60–7F) represents the secondary GPIB address commands.

Unaddressing Command Messages

The CIC uses two special command messages to clear the bus of Talkers and Listeners before assigning new Talkers and Listeners. These command messages are Untalk and Unlisten. The Untalk (UNT) command (hex 5F (ASCII "_")) unaddresses the current Talker. The Untalk command is merely a command for convenience, because addressing one Talker automatically unaddresses all others. The Unlisten (UNL) command (hex 3F (ASCII "?")) unaddresses all current Listeners on the bus. You cannot unaddress only a single Listener if you have previously addressed several Listeners. You must use the UNL command to guarantee that you address only desired Listeners.

Termination Methods

When devices send data over the GPIB, they use up to three different methods to signify the end of a data transfer. These methods are EOS, EOI, and the count method.

Termination methods in GPIB are necessary only for data messages, not for command messages.

EOS Method

The EOS method uses an EOS character, which signifies the termination of data that devices send on the GPIB. This EOS character can be any character. However, it is commonly a carriage return (hex 0D) or a line feed (hex 0A) that the Talker places as the last character in a data string. The Listener reads individual data bytes from the Talker until the Listener reads the EOS character. When the Listener reads the EOS character, it knows that there is no more data, so it completes the read operation.

You must configure the Talker and Listener to use the EOS method before the communication takes place. Many devices send specific EOS characters and look for specific characters from other devices, so it is important for you to read the documentation for all devices to see which termination method the devices use.

To use the EOS method in a classroom setting, the instructor and students would use a certain word to finish all communication within the classroom. As with the GPIB, the instructor and students would define this method and the word used before any communication took place. In the GPIB and in the classroom, the termination signal is sent by using the normal data path (data lines in GPIB, or speech in the classroom).

EOI Method

The EOI method uses the GPIB EOI line, which is separate from the eight data lines on the GPIB. In the EOI method, when the Talker sends the last byte of data in the transmission, it sets the EOI line high to specify that the byte is the last byte to be sent. The Listener monitors the EOI line and recognizes when there is no more data. You must establish ahead of time whether the Talker will use the EOI method, so you can correctly configure the Listener to watch the EOI line.

Students could use the EOI method in the classroom: they would wave device cards in the air to signal when they have finished speaking. This form of communication is separate from the method of sending data (speech), but the other Listeners can monitor this communication while they receive data (hear the speech).

Count Method

The count method uses neither the EOI line nor the EOS character. In the count method, the device that receives information specifies the number of bytes to read. Through this method, a listening device reads a specified amount of data and prevents the talking device from sending more data. If you do not clear the remaining data from the bus, you can recover it later.

Students can use the count method in the classroom. Students count the words of someone who is talking. The Listener announces that he or she will listen to only a

specified number of words. Beyond this number of words, the Listener will not hear any further information from the Talker. If the Listener wants more information, he or she requests more words from the Talker.

Combinations of Termination Methods

You can use any combination of the three termination methods to terminate communication on the GPIB. For example, you can specify an EOS character and also use the EOI line method. In this case, when the end of the string is reached, the device sending the data will send an EOS character and assert the EOI line. When you use more than one method, the first termination method recognized causes the termination. In this example, the EOS character or EOI line causes termination, depending on which method the device recognizes first.

In general, when you use more than one termination method at a time, all methods are logically ORed together for a result. Therefore, if you use all three methods, the communication termination will take place if the device sees the EOS character, the system asserts the EOI line, or the count value has been reached.

Serial Polling

Servicing SRQs

In the classroom, an instructor is in charge of the class and controls activity. The GPIB works in a similar fashion: the Controller bus controls when tasks are performed. In the classroom, a student must have permission to speak, and on the GPIB, no device can communicate unless it is addressed to talk on the bus. A device may, however, need to communicate with the Controller before the Controller tells it to talk. In a classroom, students who have something to say usually raise their hands. On the GPIB, any device can assert the SRQ line, which is separate from the data lines. SRQ informs the Controller that a device needs attention. The next section discusses how the SRQ line is asserted and how the device that asserts it is identified.

Serial Polling Devices

This section investigates how the GPIB handles the SRQ line. Remember the SRQ line purpose: signaling to the Controller that a device needs attention. When SRQ is asserted, it is the responsibility of the Controller to determine who requested service by checking all devices individually. Checking the devices individually is known as *polling* the devices. The Controller can poll devices in two ways: in serial or in parallel. This appendix discusses serial polling.

Serial polling obtains specific information from a device. When you serial poll, the Controller sends a special command message—Serial Poll Enable (SPE)—to the device,

directing it to return its serial poll status byte. The SPE message sets the IEEE 488.1 serial poll mode in the device, so when the device is addressed to talk, it returns a single 8-bit status byte. This serial poll status byte is different for each type of instrument; except for one bit, you must refer to the instrument user manual for information on the other bits. Bit 6 (hex 40) of any serial poll status byte indicates whether a device requested service by asserting the SRQ line. The device uses the other seven bits of the status byte to specify why it needs attention.

After the Controller reads the status byte, it sends another command message, Serial Poll Disable (SPD), to the device. The SPD message terminates the serial poll mode, thus returning the device to its normal Talker/Listener state. Once a device requesting service is serial polled, it usually unasserts the SRQ line.

When a serial poll is conducted, the following sequence of events occurs:




Figure B-7. Events During a Serial Poll

Status Byte Model for IEEE 488.1

IEEE 488.1 defines only bit 6, the RQS bit, of the serial poll status byte (see the following table). If a device is requesting service, it sets RQS. The meaning of the remaining bits is device dependent.

	7	RQS	5	4	3	2	1	0	Status Byte Register
--	---	-----	---	---	---	---	---	---	----------------------

ESR and SRE Registers

The IEEE 488.2 standard defines a set of commands for controlling the GPIB. The standard also defines a new method of working with the SRQ line on the GPIB. This section applies only to those GPIB devices that are IEEE 488.2 compatible. If a device is only IEEE 488.1 compatible, the previous section applies.

Status Byte Model for IEEE 488.2

IEEE 488.2 describes a scheme for status reporting. This scheme is required for all IEEE 488.2 instruments. With this scheme, the Controller can obtain status information for every instrument in the system. This scheme builds on and extends the IEEE 488.1 status byte shown in the above table. Three bits of this status byte are defined. The IEEE 488.2 standard defines the RQS bit like the IEEE 488.1 standard. IEEE 488.2 adds the Event Status Bit (ESB) and the Message Available (MAV) bit. The manufacturer defines other bits. The RQS bit indicates the device has requested service by asserting the SRQ line. The ESB indicates that one of the standard events defined in the Standard Event Status Register has occurred. By setting the corresponding bits in the Standard Event Status Enable Register, you define which standard events will set the ESB. The MAV bit indicates whether a message is available in the instrument output queue. By setting the corresponding bits in the Service Request Enable Register, you can configure an instrument to assert the SRQ line based on the bits of its status register.

IEEE 488.2 defines a dual role for the RQS bit. This bit is also known as the Master Summary Status (MSS) bit. The MSS bit indicates whether there is at least one reason for the instrument to request service. The status of this bit is returned only in response to the status byte (STB) query; its status is not sent in response to a serial poll because this bit is not part of the IEEE 488.1 status byte (see Figure B-8).




Figure B-8. IEEE 488.2 Standard Status Structures

Parallel Polling

Parallel polling is another way to get information from a device that requests service. Parallel polling differs from serial polling in two ways: all configured devices are polled simultaneously (that is, in parallel) and a Controller initiates a parallel poll sequence (any device requests the initiation of a serial poll sequence).

Overview of Parallel Polls

A parallel poll is an exchange of messages between the Controller and other system devices. The Controller sends the IDY message true to the other devices; each device responds to the IDY message by sending one PPR message (PPR1, PPR2, PPR3, PPR4, PPR5, PPR6, PPR7, or PPR8) to the Controller. Each device usually sends a different PPR message. (See the *Physical Representation of the PPR Message* section in this chapter.) Each device can send its PPR message either true or false. See Figure B-9.




Figure B-9. Example Exchange of Messages During a Parallel Poll

Determining the Value of the PPR Message

Each device examines its local ist message and its Sense bit (S) to determine whether it will send its PPR message true or false. Table B-1 illustrates how the ist message and the Sense bit affect the value of the PPR message.

ist Message	Sense Bit (S)	PPR Message Sent
0 (False)	0	True
0 (False)	1	False
1 (True)	0	False
1 (True)	1	True

Table B-1. PPR Message Value

The ist message usually reflects a bit of status information about the device. For example, when the device has taken a measurement, it can assert its local ist message. The Sense bit is part of the configuration of a device. Each device has an independent Sense bit.

The meaning of the PPR message and the local ist message is device dependent.

Configuring a Device for Parallel Polls

To configure a device to respond to parallel polls, you must supply the device with two pieces of data:

- The PPR message that the device should send to the Controller (PPR1, PPR2, . . , or PPR8)
- The value of the Sense bit of the device.

You can configure devices locally or remotely. You *locally* configure (Parallel Poll function subset PP2) a device by setting knobs or switches on the front panel of the device (or by physically manipulating the device in some other way). You *remotely* configure (Parallel Poll function subset PP1) a device by sending messages across the GPIB from the Controller to the device. If a device has not been configured to respond to parallel polls, it does not respond to parallel polls.

Some devices support only local configuration and some support only remote configuration. Some devices do not support any parallel polls (Parallel Poll function subset PP0).

Determining the PPE Message

The PPE message contains the parallel poll configuration data for a device. Table B-2 shows how you determine the value of DIO[7:1] for the PPE message. As with all commands, the DIO[8] is a *don't care* bit.

Sense Bit (S)	PPR Message to Send	PPE Message (hex)
0	PPR1	60
0	PPR2	61
0	PPR3	62
0	PPR4	63
0 0 0 0	PPR5 PPR6 PPR7 PPR8	64 65 66 67
1 1 1 1	PPR1 PPR2 PPR3 PPR4	68 69 6A 6B
1 1 1 1	PPR5 PPR6 PPR7 PPR8	6C 6D 6E 6F

Table B-2. Determining the PPE Message

Physical Representation of the PPR Message

To send a PPR message true, a device drives the corresponding GPIB DIO signal low with an open-collector driver. For example, to send the PPR4 message true, a device drives the GPIB DIO4 signal low.

Because devices drive the DIO signals with open-collector drivers during parallel polls, more than one device can share a PPR message. If a Controller detects a PPR message being sent true, the Controller knows that one or more of the devices sharing the PPR message is sending the PPR message true.

Clearing and Triggering Devices

A Controller can clear devices in several ways. It can assert the IFC line to clear all devices, or it can send the Device Clear (DCL) command message to clear all devices on the bus. To clear a single device, a Controller can address the device to listen, then send the Selected Device Clear (SDC) command message.

After a device receives DCL or SDC, its *clear* state is device dependent. Generally, sending DCL or SDC is a less extreme method of clearing a device than asserting IFC. Most devices support the DCL and SDC method; all devices support the IFC method.

All devices in multidevice measurement systems must often be sampled as closely together as possible. You can trigger devices simultaneously by using the Group Execute Trigger (GET) command message. This command message causes all devices that have triggering capability and that are currently addressed to initiate a preprogrammed action. The action could be, for example, to take a measurement or begin a sweep.

Appendix C Standard Commands for Programmable Instruments (SCPI)

This appendix discusses the Standard Commands for Programmable Instruments (SCPI) document, the required SCPI commands, and SCPI programming.

GPIB instrumentation standards have progressed from the IEEE 488.1 standard to the IEEE 488.2 standard to SCPI. The IEEE 488.1 standard simplified and standardized the interconnection of programmable instrumentation by defining the electrical, mechanical, and protocol specifications of the GPIB. Before IEEE 488.1, each manufacturer had its own proprietary interface.

The IEEE 488.2 standard kept the IEEE 488.1 standard intact, but it made systems more compatible and program development easier by defining standard data codes and formats, a status-reporting model, a message exchange protocol, a set of common commands for all instruments, and Controller requirements. Because the IEEE 488.1 standard did not address these issues, manufacturers implemented each item differently, thus creating complex programming and unpredictable development costs.

SCPI uses the IEEE 488.2 standard as a basis for defining a single, comprehensive command set that is suitable for all instruments. SCPI users no longer need to learn a different command set for each instrument in their systems.

You can use IEEE 488.1, IEEE 488.2, and SCPI instruments and Controllers together, but you achieve the maximum benefits with a system consisting of an IEEE 488.2 Controller and SCPI instruments.

SCPI Appendix C

IEEE 488.2 Common Commands Required by SCPI

All SCPI devices require the mandatory common commands that the IEEE 488.2 standard defines (see Table C-1). This command set consists of program commands and status queries that are common to all devices. These commands and queries do not handle device-specific operations; they handle more general operations such as device identification, operation synchronization, standard event status enabling and reporting, device reset and self-test, and service request enable reporting.

Table C-1. IEEE 488.2 Common Commands Required by SCPI

Command	Description
*CLS	Clear Status Command
*ESE	Standard Event Status Enable Command
*ESE?	Standard Event Status Enable Query
*ESR?	Standard Event Status Register Query
*IDN?	Identification Query
*OPC	Operation Complete Command
*OPC?	Operation Complete Query
*RST	Reset Command
*SRE	Service Request Enable Command
*SRE?	Service Request Enable Query
*STB?	Read Status Byte Query
*TST?	Self-Test Query
*WAI?	Wait-to-Continue Command

Appendix C SCPI

SCPI Required Commands

In addition to the IEEE 488.2 common commands and queries, SCPI defines its own set of required common commands (see Table C-2). In general, these commands build on the IEEE 488.2 common command set, but SCPI expands the standard status-reporting model defined in IEEE 488.2 with OPERation and QUEStionable status registers. For both of these registers, commands read the contents of the EVENt and CONDition registers, set the ENABle mask, and read the ENABle mask.

The SYSTem command set defines functions that are not related to instrument performance, such as commands for performing general housekeeping like setting TIME or SECurity. The subcommand query ERRor? requests the next entry from the error/event queue of the device. The PRESet command configures the SCPI device-dependent and status registers to be reported through the SCPI status-reporting model.

Command	Description
:SYSTem :ERRor?	Collects functions not related to instrument performance Requests the next entry from the instrument's error queue
:STATus :OPERation [:EVENt]? :CONDition? :ENABle :QUEStionable [:EVENt]? :CONDition :ENABle :ENABle :ENABle	Controls the SCPI-defined status-reporting structures Selects the Operation structure Returns the contents of the Event register Returns the contents of the Condition register Reads the Enable mask Selects the Questionable structure Returns the contents of the Event register Returns the contents of the Condition register Sets the Enable mask, which allows event reporting Reads Enable mask Enables all required event reporting

Table C-2. SCPI Required Commands

SCPI Optional Commands

The SCPI command set that an instrument uses can include a subset of the commands covered in the SCPI specification. An instrument designed to measure voltage does not implement commands to measure frequency. An instrument can also support special commands not presently covered in the SCPI standard.

SCPI Appendix C

SCPI commands are not case sensitive. Moreover, a command such as TRIGger can be issued as TRIGGER or as its short-form mnemonic, TRIG. However, SCPI does not recognize any other version of this command. For example, TRIGG is *not* a valid command.

Programming with SCPI

The functional blocks of the SCPI Instrument model define the command categories. These categories, along with some other general categories, have a hierarchical structure of subcommands and parameters for more specific functions (see Figure C-1).




Figure C-1. Partial Command Categories

Most instruments require commands to execute a specific function. For example, a digital voltmeter can require the MEASure, VOLTage, and AUTO commands to take a voltage reading. To properly interpret these commands, SCPI defines a hierarchical command structure called a command tree. Figure C-2 illustrates a simple command tree for the SENSe command subsystem.




Figure C-2. Simple Command Tree for the SENSe Command Subsystem

Appendix C SCPI

The SENSe commands control the characteristics of the conversion process for the input sensors of the instrument. Examples include the following:

- Signal amplitude for VOLTage, CURRent, and POWer.
- Filter BANDwidth.
- FREQuency characteristics.

The SENSe commands do not mathematically manipulate the data after it has been converted.

Constructing SCPI Commands by Using the Hierarchical Command Structure

The SENSe commands program an instrument to control the conversion of the signal into internal data that can be manipulated. SENSe commands control such parameters as range, resolution, gate time, and normal mode rejection. By using the partial command tree shown in Figure C-3, you can construct the short form command to configure an instrument for a voltage measurement that uses dynamic autoranging. This command is as follows:

SENS: VOLT: RANG: AUTO: DIR: EITH




Figure C-3. Partial Command Tree for the SENSe Command Subsystem

SCPI Appendix C

The SOURce commands program the instrument to generate a signal based on specified characteristics and internal data. SOURce block functions specify such signal parameters as amplitude modulation, power, current, voltage, and frequency. By using the partial command tree shown in Figure C-4, you can construct the short form command to set the upper limit of the current output to 500 mA. This command is as follows:

SOUR: CURR: LIM: HIGH 0.5




Figure C-4. Partial Command Tree for the SOURce Command Subsystem

The TRIGger commands program the instrument to synchronize its operation based on some event. Trigger sources include an internal event or condition involving the instrument functionality, an external condition such as an analog or digital signal, or a software command. By using the partial command tree shown in Figure C-5, you can construct the short form command to trigger an instrument from an external source. This command is as follows:

TRIG:SOUR:EXT




Figure C-5. Partial Command Tree for the TRIGger Command Subsystem

Appendix C SCPI

Parsing SCPI Commands

Colons separate each command and instruct the instrument parser to move down a level in the command tree hierarchy. In situations where two commands are issued without changing levels, a semicolon separates the commands. Commas separate parameters such as numeric, extended numeric, discrete, and Boolean. Commas are generally ignored with two exceptions:

- Spaces should not break command words.
- Spaces must not separate commands and parameters.

The colon preceding the first command in a SCPI message instructs the parser in the SCPI instrument to reset itself to the root level in the hierarchy.

Unless specifically noted, all commands have a query form as defined in the IEEE 488.2 standard. When a query command is received, the current instrument settings associated with that command are placed in the instrument output buffer. For more commands, consult the SCPI standard or the user manuals for the SCPI instruments of interest in a particular application.

Appendix D Multiline Interface Command Messages

This appendix lists the multiline interface messages and describes the mnemonics and messages that correspond to the interface functions. The multiline interface messages are IEEE 488 defined commands that are sent and received with ATN TRUE. The interface functions include initializing the bus, addressing and unaddressing devices, and setting device modes for local or remote programming.

Multiline Interface Messages

Hex	Oct	Dec	ASCII	Msg	Hex	Oct	Dec	ASCII	Msg
00	000	0	NUL		20	040	32	SP	MLA0
01	001	1	SOH	GTL	21	041	33	!	MLA1
02	002	2	STX		22	042	34	"	MLA2
03	003	3	ETX		23	043	35	#	MLA3
04	004	4	EOT	SDC	24	044	36	\$	MLA4
05	005	5	ENQ	PPC	25	045	37	%	MLA5
06	006	6	ACK		26	046	38	&	MLA6
07	007	7	BEL		27	047	39	,	MLA7
08	010	8	BS	GET	28	050	40	(MLA8
09	011	9	НΓ	TCT	29	051	41)	MLA9
0A	012	10	LF		2A	052	42	*	MLA10
0B	013	11	VT		2B	053	43	+	MLA11
0C	014	12	FF		2C	054	44	,	MLA12
0D	015	13	CR		2D	055	45	-	MLA13
0E	016	14	SO		2E	056	46		MLA14
0F	017	15	SI		2F	057	47	/	MLA15
10	020	16	DLE		30	060	48	0	MLA16
11	021	17	DC1	LLO	31	061	49	1	MLA17
12	022	18	DC2		32	062	50	2	MLA18
13	023	19	DC3		33	063	51	3	MLA19
14	024	20	DC4	DCL	34	064	52	4	MLA20
15	025	21	NAK	PPU	35	065	53	5	MLA21
16	026	22	SYN		36	066	54	6	MLA22
17	027	23	ETB		37	067	55	7	MLA23
18	030	24	CAN	SPE	38	070	56	8	MLA24
19	031	25	EM	SPD	39	071	57	9	MLA25
1A	032	26	SUB		3A	072	58	:	MLA26
1B	033	27	ESC		3B	073	59	;	MLA27
1C	034	28	FS		3C	074	60	<	MLA28
1D	035	29	GS		3D	075	61	=	MLA29
1E	036	30	RS		3E	076	62	>	MLA30
1F	037	31	US		3F	077	63	?	UNL

Message Definitions

DCL	Device Clear	MSA	My Secondary Address
GET	Group Execute Trigger	MTA	My Talk Address
GTL	Go To Local	PPC	Parallel Poll Configure
LLO	Local Lockout	PPD	Parallel Poll Disable
MLA	My Listen Address		

Multiline Interface Messages

Hex	Oct	Dec	ASCII	Msg	Hex	Oct	Dec	ASCII	Msg
40	100	64	@	MTA0	60	140	96	`	MSA0,PPE
41	101	65	A	MTA1	61	141	97	a	MSA1,PPE
42	102	66	В	MTA2	62	142	98	b	MSA2,PPE
43	103	67	C	MTA3	63	143	99	c	MSA3,PPE
44	104	68	D	MTA4	64	144	100	d	MSA4,PPE
45	105	69	E	MTA5	65	145	101	e	MSA5,PPE
46	106	70	F	MTA6	66	146	102	f	MSA6,PPE
47	107	71	G	MTA7	67	147	103	g	MSA7,PPE
48	110	72	Н	MTA8	68	150	104	h	MSA8,PPE
49	111	73	I	MTA9	69	151	105	i	MSA9,PPE
4A	112	74	J	MTA10	6A	152	106	j	MSA10,PPE
4B	113	75	K	MTA11	6B	153	107	k	MSA11,PPE
4C	114	76	L	MTA12	6C	154	108	1	MSA12,PPE
4D	115	77	M	MTA13	6D	155	109	m	MSA13,PPE
4E	116	78	N	MTA14	6E	156	110	n	MSA14,PPE
4F	117	79	O	MTA15	6F	157	111	O	MSA15,PPE
50	120	80	P	MTA16	70	160	112	p	MSA16,PPD
51	121	81	Q	MTA17	71	161	113	q	MSA17,PPD
52	122	82	R	MTA18	72	162	114	r	MSA18,PPD
53	123	83	S	MTA19	73	163	115	S	MSA19,PPD
54	124	84	T	MTA20	74	164	116	t	MSA20,PPD
55	125	85	U	MTA21	75	165	117	u	MSA21,PPD
56	126	86	V	MTA22	76	166	118	V	MSA22,PPD
57	127	87	W	MTA23	77	167	119	W	MSA23,PPD
58	130	88	X	MTA24	78	170	120	X	MSA24,PPD
59	131	89	Y	MTA25	79	171	121	У	MSA25,PPD
5A	132	90	Z	MTA26	7A	172	122	Z	MSA26,PPD
5B	133	91	[MTA27	7B	173	123	{	MSA27,PPD
5C	134	92	\	MTA28	7C	174	124		MSA28,PPD
5D	135	93]	MTA29	7D	175	125	}	MSA29,PPD
5E	136	94	٨	MTA30	7E	176	126	~	MSA30,PPD
5F	137	95	_	UNT	7F	177	127	DEL	

Message Definitions

PPE	Parallel Poll Enable	SPE	Serial Poll Enable
PPU	Parallel Poll Unconfigure	TCT	Take Control
SDC	Selected Device Clear	UNL	Unlisten
SPD	Serial Poll Disable	UNT	Untalk

Appendix E Mnemonics Key

This appendix defines the mnemonics (abbreviations) that this manual uses for functions, remote messages, local messages, states, bits, registers, integrated circuits, and system functions.

The mnemonic types in this key are abbreviated to mean the following:

A	Auxiliary	or	Accessory	Commands

B Bit

F Function

IC Integrated Circuit
LM Local Message
Physical Device Pin

R Register

RM Remote Message SF System Function

ST State

Mnemonics Key Appendix E

Mnemonic	<u>Type</u>	Definition
A		
ACCRA ACCRB ACCRE ACCRF ACCRI ACCR ACCWR ACDS ACG ACRDY ACRS AD[5-1] ADHS ADMR ADR ADRO ADRI ADSC ADSC IE ADSR AEFN AEHS AH AHI ANHS1 ANHS2 ANRS APT APT IE ARS ATCT ATN ATN*	R R R R R R R R ST RM B ST B R R R R B B R R B B B R B B B B B B	Accessory Register A Accessory Register B Accessory Register E Accessory Register F Accessory Register I Accessory Register Accessory Write Register Acceptor Data State (AH function) Addressed Command Group Acceptor Ready State bit Acceptor Ready State NAT7210 GPIB Address bits 5 through 1 Acceptor Data Holdoff State bit Address Mode Register Address Register Address Register I Address Register I Address Status Change bit Address Status Change Interrupt Enable bit Address Status Register FIFO A Empty Flag bit Acceptor End Holdoff State bit Acceptor Handshake Acceptor Handshake Acceptor Not Ready Holdoff bit Acceptor Not Ready Holdoff Immediately bit Acceptor Not Ready State Address Pass Through bit Address Pass Through bit Address Register Select bit Automatic Take Control bit Attention Attention bit
ATN IE ATNI ATNI IE	B B B	Attention Interrupt Enable bit ATN Interrupt bit
AUXCR	R	ATN Interrupt Enable bit Auxiliary Command Register

Appendix E Mnemonics Key

Mnemonic	<u>Type</u>	<u>Definition</u>
AUXMR	R	Auxiliary Mode Register
AUXRA	R	Auxiliary Register A
AUXRB	R	Auxiliary Register B
AUXRE	R	Auxiliary Register E
AUXRF	R	Auxiliary Register F
AUXRG	R	Auxiliary Register G
AUXRI	R	Auxiliary Register I
В		
BCR	R	Bus Control Register
BI	В	Byte In bit
BI IE	В	Byte In Interrupt Enable bit
BIN	В	Binary bit
BO	В	Byte Out bit
BO IE	В	Byte Out Interrupt Enable bit
BSR	R	Bus Status Register
C		
CDOR	R	Command/Data Out Register
CHES	В	Clear Holdoff On End Select bit
ch_rst	A	Chip Reset auxiliary command
CIC	В	Controller-In-Charge bit
CIC IE	В	Controller-In-Charge Interrupt Enable bit
Clear ERR	A	Clear ERR Interrupt auxiliary command
clrpi	A	Clear Page-In Registers auxiliary command
CMDR	R	Command Register
CO	В	Command Out bit
COIE	В	Command Out Interrupt Enable bit
cont	D	Continuous mode
CPT ENABLE	В	Command Pass Through bit
CPT ENABLE CPT IE	В	Command Pass Through Interrupt Enable bit
CPT IE CPTR	B R	Command Pass Through Passister
Crik	r.	Command Pass Through Register

Mnemonics Key Appendix E

Mnemonic	<u>Type</u>	Definition
D		
DAC	RM	Data Accorted
dacr	A	Data Accepted Release DAC Holdoff auxiliary command
daci	A	Disable IMR2, IMR1, And IMR0 Interrupts auxiliary
uai	A	command
dai	В	Disable IMR2, IMR1, And IMR0 Interrupts bit
dal	В	Disable Listener bit
dat	В	Disable Talker bit
DAV	RM	Data Valid
DAV	В	GPIB Data Valid Signal bit
DCAS	В	Device Clear Active State bit
DCAS IE	В	Device Clear Active State Interrupt Enable bit
DCL	RM	Device Clear
DEC	В	Device Clear bit
DEC IE	В	Device Clear Interrupt Enable bit
DET	В	Device Execute Trigger bit
DET IE	В	Device Execute Trigger Interrupt Enable bit
DHADC	В	DAC Holdoff On DCL Or SDC Command bit
DHADT	В	DAC Holdoff On GET Command bit
DHALA	В	DAC Holdoff On All Listener Addresses Command bit
DHALL	В	DAC Holdoff On All UCG, ACG, And SCG Commands
		bit
DHATA	В	DAC Holdoff On All Talker Addresses Command bit
DHDC	В	DAC Holdoff On DCAS Command bit
DHDT	В	DAC Holdoff On DTAS Command bit
DHUNTL	В	DAC Holdoff On The UNL Or UNT Command bit
DI	В	Data In bit
DI IE	В	Data In Interrupt Enable bit
DIO		GPIB Data Input/Output pins
DIR	R	Data In Register
DISTCT	В	Disable Automatic Take Control bit
DL	В	Disable Listener bit
DL0	В	Disable Listener 0 bit
DL1	В	Disable Listener 1 bit
DMAE	В	DMA Enable bit
DMAEN	В	DMA Enable bit
DMAI	В	DMA Input Enable bit
DMAO	В	DMA Output Enable bit
DO	В	Data Out bit
DO IE	В	Data Out Interrupt Enable bit
DRQ	В	DMA Request Pin Status bit
DT	В	Disable Talker bit
DT	F	Device Trigger function
DT0	В	Disable Talker 0 bit

Appendix E Mnemonics Key

Mnemonic	<u>Type</u>	Definition
DT1 DTAS	B ST	Disable Talker 1 bit Device Trigger Active State
E		
edpa END END IE END RX EOI EOI EOIOE EOS EOS0 EOS1 EOS2 EOS3 EOS4 EOS5 EOS6 EOS7 EOSR ERR ERR IE ESB EXTDAC	B B B RM B RM B B B B B B B B B B B B B	Enable Dual Primary Addressing Mode bit End Received bit End Received Interrupt Enable bit End Received bit End or Identify End-or-Identify bit GPIB EOI Signal Output Enable bit End of String End-of-String bit 0 End-of-String bit 1 End-of-String bit 2 End-of-String bit 3 End-of-String bit 4 End-of-String bit 5 End-of-String bit 6 End-of-String bit 7 End-of-String Register Error bit Error Interrupt Enable bit Event Status Bit External DAC
F		
F[3–0] feoi fget	A A	Clock Frequency Send EOI With The Next Byte Force Group Execute Trigger auxiliary command
G		
GET GET IE GLINT gts	B B B A	Group Execute Trigger bit Group Execute Trigger Interrupt Enable bit Global Interrupt Enable bit Go To Standby auxiliary command

Mnemonics Key Appendix E

Mnemonic	<u>Type</u>	Definition
Н		
hdfa hdfe hlda HLDA hlde hlde HLDE hldi HSTS	A A B A B A ST	Holdoff On All Data auxiliary command Holdoff On End Only auxiliary command RFD Holdoff On All Data mode Holdoff On All Data bit Holdoff On All END mode Holdoff On All END Mode auxiliary command Holdoff On End bit Holdoff Handshake Immediately auxiliary command High-Speed T1 State
I		
ICR ICR2 IDY IFC IFC IE IFCI IE IFCI IE IMR0 IMR1 IMR2 INT INT0 INT1 INV ISR0 ISR1 ISR2 ISS ist	R R RM RM B B R R R R R R R B B B A	Internal Count Register Internal Count Register 2 Identify Interface Clear Interface Clear Interrupt Enable bit IFC Interrupt bit IFC Interrupt Enable bit Interrupt Mask Register 0 Interrupt Mask Register 1 Interrupt Mask Register 2 Interrupt Request Pin bit Interrupt Register 0 Interrupt bit Interrupt Register 1 Interrupt bit Interrupt Status Register 0 Interrupt Status Register 1 Interrupt Status Register 2 Individual Status Select bit Parallel Poll Flag auxiliary command
L		
L LA LACS LADCS LADS LIDS LLO LLOC	F B ST ST ST ST B B	Listen Listener Active bit Listener Active State Listener Addressed Or Active State Listener Addressed State (L function) Listener Idle State Local Lockout bit Local Lockout Change bit

Appendix E Mnemonics Key

Mnemonic	<u>Type</u>	Definition
LLOC IE LOCS LOK LOKC LOKC IE lon lon LPAS LPAS LPIS ltn lul lun lut LWC	B ST B B B LM B ST ST A A LM A B	Local Lockout Change Interrupt Enable bit Local State Lockout bit Lockout Change bit Lockout Change Interrupt Enable bit Listen-Only bit Listen Only Listener Primary Addressed State bit Listener Primary Addressed State Listener Primary Idle State Listen auxiliary command Unlisten auxiliary command Local Unlisten Local Untalk auxiliary command Listen When Controller bit

\mathbf{M}

MA	В	My Address bit
MA IE	В	My Address Interrupt Enable bit
MAC	В	My Address Change bit
MAC IE	В	My Address Change Interrupt Enable bit
MAV	В	Message Available bit
MICR	R	Modify Internal Count Register
MICR	В	Modify Internal Count Register bit
MJMN	В	Major-Minor bit
MLA	RM	My Listen Address
MSA	RM	My Secondary Address
MSS	В	Master Summary Status bit
MTA	RM	My Talk Address
MAT6	RM	My Talk Address 6

\mathbf{N}

В	New Byte Available local message bit
LM	New Byte Available
A	New Byte Available False auxiliary command
В	New Byte Available False bit
В	Not Data Accepted bit
В	New Line Receive bit
В	New Line Receive Interrupt Enable bit
В	New Line End Enable bit
В	Nonvalid auxiliary command issued
ST	Negative Poll Response State
	LM A B B B B B

Mnemonics Key Appendix E

Mnemonic	<u>Type</u>	Definition
NRFD NTNL	RM B	Not Ready For Data Message No Talking When No Listener bit
0		
OSA	RM	Other Secondary Address
P		
P1 P2 P3 PACS PCG PE PEND piaccr pibcr pieosr piimr2 pon PP1 PP2 PPC PPD PPE PPR PPR PPR PPU pts	B B B ST RM B A A A A LM B B RM	Parallel Poll Response bit 1 Parallel Poll Response bit 2 Parallel Poll Response bit 3 Parallel Poll Addressed To Configure state Primary Command Group Pull-Up Enable Pending bit Page-In Accessory Register auxiliary command Page-In Bus Control Register auxiliary command Page-In End-of-String Register auxiliary command Page-In Interrupt Mask Register 2 auxiliary command Power On Parallel Poll bit 1 Parallel Poll bit 2 Parallel Poll Configure Parallel Poll Configure Parallel Poll Register Parallel Poll Response Parallel Poll Response Parallel Poll Unconfigure Pass Through Next Secondary auxiliary command
R		
rdy REM REMC REMC IE REN REOS reqf reqt RFD	LM B B B RM B A A	Ready For Next Message Remote bit Remote Change bit Remote Change Interrupt Enable bit Remote Enable End On EOS Received bit Request rsv False auxiliary command Request rsv True auxiliary command Ready For Data

Appendix E Mnemonics Key

Mnemonic	<u>Type</u>	Definition
rhdf rhdf RL1 rlc RLC RLC IE rpp rpp1 RPP2 rqc RQS rsv rsv rsv2 rtl	B A F B B B A A B B RM LM B A A	Release RFD Holdoff Release RFD Holdoff auxiliary command Remote/Local Release Control command Remote/Local Change bit Remote/Local Change Interrupt Enable bit Clear/Set Request Parallel Poll Execute Parallel Poll auxiliary command Request Parallel Poll 2 bit Request Control command Request Service Request Service Request Service bit Request Service Bit 2 auxiliary command Return To Local auxiliary command
S		
S S[6–1] SASR SC SCG SDC SDHS SDYS seoi	B B R RM RM ST A	Status Bit Polarity (Sense) bit Serial Poll Status bits 6 through 1 Source Acceptor Status Register 75162 System Controller pin Secondary Command Group Selected Device Clear Selected DAC Holdoffs Internal Signal Source Delay State Send EOI auxiliary command
SH SH1A SH1B SHAS shdw sic SIDS	F B ST A A ST	Source Handshake function Source Handshake State bit A Source Handshake State bit B Source High-Speed Active State Clear/Set Shadow Handshake auxiliary command Clear/Set Send Interface Clear auxiliary command Source Idle State
SIDS SISB SLOW SPAS SPAS IE SPD SPE SPEOI SPIS SPMR SPMS SPMS	B B ST B RM RM B ST R ST R	Static Interrupt Status bit Slow Handshake Lines Serial Poll Active State Serial Poll Active State Interrupt Enable bit Serial Poll Disable Serial Poll Enable Send Serial Poll EOI bit Serial Poll Idle State Serial Poll Mode Register Serial Poll Mode State Serial Poll Mode State Serial Poll Mode State
SPSR	R	Serial Poll Status Register

Appendix E Mnemonics Key

SR1 F Service Request function sre A Clear/Set Send Remote Enable auxiliary command SRQ RM Service Request SRQ IE B Service Request Interrupt Enable bit SRQI B Service Request bit SRQI B Service Request Interrupt Enable bit SRQI E B Service Request Interrupt Enable bit SRQS ST Service Request State STB RM Status Byte STBO B Status Byte Out bit STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command STRS ST Source Transfer State	sre A Clear/Set Send Remote Enable auxiliary command SRQ RM Service Request SRQ IE B Service Request Interrupt Enable bit SRQI B Service Request bit SRQI B Service Request Interrupt Enable bit SRQI IE B Service Request Interrupt Enable bit SRQS ST Service Request State STB RM Status Byte STBO B Status Byte Out bit STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command	Mnemonic	<u>Type</u>	Definition
sre A Clear/Set Send Remote Enable auxiliary command SRQ RM Service Request SRQ IE B Service Request Interrupt Enable bit SRQI B Service Request bit SRQI B Service Request Interrupt Enable bit SRQS ST Service Request State STB RM Status Byte STBO B Status Byte Out bit STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command STRS ST Source Transfer State	sre A Clear/Set Send Remote Enable auxiliary command SRQ RM Service Request SRQ IE B Service Request Interrupt Enable bit SRQI B Service Request bit SRQI B Service Request Interrupt Enable bit SRQI IE B Service Request Interrupt Enable bit SRQS ST Service Request State STB RM Status Byte STBO B Status Byte Out bit STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command			
SRQ RM Service Request SRQ IE B Service Request Interrupt Enable bit SRQI B Service Request bit SRQI E B Service Request Interrupt Enable bit SRQS ST Service Request State STB RM Status Byte STBO B Status Byte Out bit STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command STRS ST Source Transfer State	SRQ RM Service Request SRQ IE B Service Request Interrupt Enable bit SRQI B Service Request bit SRQI IE B Service Request Interrupt Enable bit SRQS ST Service Request State STB RM Status Byte STBO B Status Byte Out bit STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command	SR1	F	
SRQ IE B Service Request Interrupt Enable bit SRQI B Service Request bit SRQI IE B Service Request Interrupt Enable bit SRQS ST Service Request State STB RM Status Byte STBO B Status Byte Out bit STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command STRS ST Source Transfer State	SRQ IE B Service Request Interrupt Enable bit SRQI B Service Request bit SRQI IE B Service Request Interrupt Enable bit SRQS ST Service Request State STB RM Status Byte STBO B Status Byte Out bit STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command		A	
SRQI B Service Request bit SRQI IE B Service Request Interrupt Enable bit SRQS ST Service Request State STB RM Status Byte STBO B Status Byte Out bit STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command STRS ST Source Transfer State	SRQI B Service Request bit SRQI IE B Service Request Interrupt Enable bit SRQS ST Service Request State STB RM Status Byte STBO B Status Byte Out bit STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command	SRQ	RM	Service Request
SRQI IE B Service Request Interrupt Enable bit SRQS ST Service Request State STB RM Status Byte STBO B Status Byte Out bit STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command STRS ST Source Transfer State	SRQI IE B Service Request Interrupt Enable bit SRQS ST Service Request State STB RM Status Byte STBO B Status Byte Out bit STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command	SRQ IE	В	Service Request Interrupt Enable bit
SRQS ST Service Request State STB RM Status Byte STBO B Status Byte Out bit STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command STRS ST Source Transfer State	SRQS ST Service Request State STB RM Status Byte STBO B Status Byte Out bit STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command	SRQI	В	Service Request bit
STB RM Status Byte STBO B Status Byte Out bit STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command STRS ST Source Transfer State	STB RM Status Byte STBO B Status Byte Out bit STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command	SRQI IE	В	Service Request Interrupt Enable bit
STBO B Status Byte Out bit STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command STRS ST Source Transfer State	STBO B Status Byte Out bit STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command	SRQS	ST	Service Request State
STBO B Status Byte Out bit STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command STRS ST Source Transfer State	STBO B Status Byte Out bit STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command	STB	RM	Status Byte
STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command STRS ST Source Transfer State	STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command	STBO	В	
stdl A Set Short T1 Delay auxiliary command STRS ST Source Transfer State	stdl A Set Short T1 Delay auxiliary command	STBO IE	В	
STRS ST Source Transfer State		stdl	Α	
	DIND DI DUNCE HANSIEL MAIE	STRS		
sw7210 A Switch To Turbo+7210 Mode auxiliary command	sw7210 A Switch To Turbo+7210 Mode auxiliary command			
			В	
	swrst B Software Reset auxiliary command issued			
	swrst B Software Reset auxiliary command issued SYNC B GPIR Synchronization bit		_	
of its synchronization interrupt Endote of	SYNC B GPIB Synchronization bit	STITE	Ъ	of 12 Synchronization interrupt Emaile of
T	SYNC B GPIB Synchronization bit	Т		
	SYNC B GPIB Synchronization bit SYNC IE B GPIB Synchronization Interrupt Enable bit	•		
T Tall as	SYNC B GPIB Synchronization bit	Т	F	Talker
I F Laiker	SYNC B GPIB Synchronization bit SYNC IE B GPIB Synchronization Interrupt Enable bit T			
	SYNC B GPIB Synchronization bit SYNC IE B GPIB Synchronization Interrupt Enable bit T T T F Talker		_	
TA B Talker Active bit	SYNC B GPIB Synchronization bit SYNC IE B GPIB Synchronization Interrupt Enable bit T T T F Talker TA B Talker Active bit			
TA B Talker Active bit TACS ST Talker Active State (T function)	SYNC B GPIB Synchronization bit SYNC IE B GPIB Synchronization Interrupt Enable bit T T F Talker TA B Talker Active bit TACS ST Talker Active State (T function)			
TA B Talker Active bit TACS ST Talker Active State (T function) TADS ST Talker Addressed State	SYNC B GPIB Synchronization bit SYNC IE B GPIB Synchronization Interrupt Enable bit T T F Talker TA B Talker Active bit TACS ST Talker Active State (T function) TADS ST Talker Addressed State			
TA B Talker Active bit TACS ST Talker Active State (T function) TADS ST Talker Addressed State tca A Take Control Asynchronously auxiliary command	SYNC B GPIB Synchronization bit SYNC IE B GPIB Synchronization Interrupt Enable bit T T F Talker TA B Talker Active bit TACS ST Talker Active State (T function) TADS ST Talker Addressed State tca A Take Control Asynchronously auxiliary command			
TA B Talker Active bit TACS ST Talker Active State (T function) TADS ST Talker Addressed State tca A Take Control Asynchronously auxiliary command tcs A Take Control Synchronously auxiliary command	SYNC B GPIB Synchronization bit SYNC IE B GPIB Synchronization Interrupt Enable bit T T F Talker TA B Talker Active bit TACS ST Talker Active State (T function) TADS ST Talker Addressed State tca A Take Control Asynchronously auxiliary command tcs A Take Control Synchronously auxiliary command			
TA B Talker Active bit TACS ST Talker Active State (T function) TADS ST Talker Addressed State tca A Take Control Asynchronously auxiliary command tcs A Take Control Synchronously auxiliary command tcse A Take Control Synchronously On End auxiliary command	SYNC B GPIB Synchronization bit SYNC IE B GPIB Synchronization Interrupt Enable bit T T F Talker TA B Talker Active bit TACS ST Talker Active State (T function) TADS ST Talker Addressed State tca A Take Control Asynchronously auxiliary command tcs A Take Control Synchronously On End auxiliary command			
TA B Talker Active bit TACS ST Talker Active State (T function) TADS ST Talker Addressed State tca A Take Control Asynchronously auxiliary command tcs A Take Control Synchronously auxiliary command tcse A Take Control Synchronously On End auxiliary command TCT RM Take Control	SYNC IE B GPIB Synchronization bit SYNC IE B GPIB Synchronization Interrupt Enable bit T T F Talker TA B Talker Active bit TACS ST Talker Active State (T function) TADS ST Talker Addressed State tca A Take Control Asynchronously auxiliary command tcs A Take Control Synchronously on End auxiliary command TCT RM Take Control			
TA B Talker Active bit TACS ST Talker Active State (T function) TADS ST Talker Addressed State tca A Take Control Asynchronously auxiliary command tcs A Take Control Synchronously auxiliary command tcse A Take Control Synchronously On End auxiliary command TCT RM Take Control TE F Extended Talker	SYNC B GPIB Synchronization bit SYNC IE B GPIB Synchronization Interrupt Enable bit T T F Talker TA B Talker Active bit TACS ST Talker Active State (T function) TADS ST Talker Addressed State tca A Take Control Asynchronously auxiliary command tcs A Take Control Synchronously auxiliary command tcse A Take Control Synchronously On End auxiliary command TCT RM Take Control TE F Extended Talker			
TA B Talker Active bit TACS ST Talker Active State (T function) TADS ST Talker Addressed State tca A Take Control Asynchronously auxiliary command tcs A Take Control Synchronously auxiliary command tcse A Take Control Synchronously On End auxiliary command TCT RM Take Control TE F Extended Talker TIDS ST Talker Idle State	SYNC IE B GPIB Synchronization bit SYNC IE B GPIB Synchronization Interrupt Enable bit T T F Talker TA B Talker Active bit TACS ST Talker Active State (T function) TADS ST Talker Addressed State tca A Take Control Asynchronously auxiliary command tcs A Take Control Synchronously auxiliary command tcse A Take Control Synchronously On End auxiliary command TCT RM Take Control TE F Extended Talker TIDS ST Talker Idle State			
TA B Talker Active bit TACS ST Talker Active State (T function) TADS ST Talker Addressed State tca A Take Control Asynchronously auxiliary command tcs A Take Control Synchronously auxiliary command tcse A Take Control Synchronously On End auxiliary command TCT RM Take Control TE F Extended Talker TIDS ST Talker Idle State ton LM Talk Only	SYNC B GPIB Synchronization bit SYNC IE B GPIB Synchronization Interrupt Enable bit T T F Talker TA B Talker Active bit TACS ST Talker Active State (T function) TADS ST Talker Addressed State tca A Take Control Asynchronously auxiliary command tcs A Take Control Synchronously auxiliary command tcse A Take Control Synchronously On End auxiliary command TCT RM Take Control TE F Extended Talker TIDS ST Talker Idle State ton LM Talk Only			
TA B Talker Active bit TACS ST Talker Active State (T function) TADS ST Talker Addressed State tca A Take Control Asynchronously auxiliary command tcs A Take Control Synchronously auxiliary command tcse A Take Control Synchronously On End auxiliary command TCT RM Take Control TE F Extended Talker TIDS ST Talker Idle State ton LM Talk Only ton B Talk-Only bit	SYNC IE B GPIB Synchronization bit SYNC IE B GPIB Synchronization Interrupt Enable bit T T F Talker TA B Talker Active bit TACS ST Talker Active State (T function) TADS ST Talker Addressed State tca A Take Control Asynchronously auxiliary command tcs A Take Control Synchronously auxiliary command tcse A Take Control Synchronously On End auxiliary command TCT RM Take Control TE F Extended Talker TIDS ST Talker Idle State ton LM Talk Only ton B Talk-Only bit			
TA B Talker Active bit TACS ST Talker Active State (T function) TADS ST Talker Addressed State tca A Take Control Asynchronously auxiliary command tcs A Take Control Synchronously auxiliary command tcse A Take Control Synchronously On End auxiliary command TCT RM Take Control TE F Extended Talker TIDS ST Talker Idle State ton LM Talk Only ton B Talk-Only bit TPAS ST Talker Primary Addressed State	SYNC B GPIB Synchronization bit SYNC IE B GPIB Synchronization Interrupt Enable bit T T T T T T T T T T T T T			
TA B Talker Active bit TACS ST Talker Active State (T function) TADS ST Talker Addressed State tca A Take Control Asynchronously auxiliary command tcs A Take Control Synchronously auxiliary command tcse A Take Control Synchronously On End auxiliary command TCT RM Take Control TE F Extended Talker TIDS ST Talker Idle State ton LM Talk Only ton B Talk-Only bit TPAS ST Talker Primary Addressed State TPAS B Talker Primary Addressed State bit	SYNC B GPIB Synchronization bit SYNC IE B GPIB Synchronization Interrupt Enable bit T T T T T T T T T T T T T			
TA B Talker Active bit TACS ST Talker Active State (T function) TADS ST Talker Addressed State tca A Take Control Asynchronously auxiliary command tcs A Take Control Synchronously auxiliary command tcse A Take Control Synchronously On End auxiliary command TCT RM Take Control TE F Extended Talker TIDS ST Talker Idle State ton IM Talk Only ton B Talk-Only bit TPAS ST Talker Primary Addressed State TPAS B Talker Primary Addressed State bit TPIS ST Talker Primary Idle State	SYNC B GPIB Synchronization bit SYNC IE B GPIB Synchronization Interrupt Enable bit T T T T T T T T T T T T T		В	
TA B Talker Active bit TACS ST Talker Active State (T function) TADS ST Talker Addressed State tca A Take Control Asynchronously auxiliary command tcs A Take Control Synchronously auxiliary command tcse A Take Control Synchronously On End auxiliary command TCT RM Take Control TE F Extended Talker TIDS ST Talker Idle State ton IM Talk Only ton B Talk-Only bit TPAS ST Talker Primary Addressed State TPAS B Talker Primary Addressed State TPAS B Talker Primary Idle State TRI B Three-State Timing bit	SYNC B GPIB Synchronization bit SYNC IE B GPIB Synchronization Interrupt Enable bit T T T T T T T T T T T T T			
TA B Talker Active bit TACS ST Talker Active State (T function) TADS ST Talker Addressed State tca A Take Control Asynchronously auxiliary command tcs A Take Control Synchronously auxiliary command tcse A Take Control Synchronously On End auxiliary command TCT RM Take Control TE F Extended Talker TIDS ST Talker Idle State ton LM Talk Only ton B Talk-Only bit TPAS ST Talker Primary Addressed State TPAS B Talker Primary Addressed State TPAS B Talker Primary Idle State TRI B Three-State Timing bit TRIG Trigger	SYNC B GPIB Synchronization bit SYNC IE B GPIB Synchronization Interrupt Enable bit T T T T T T T T T T T T T	_		
TACS ST Talker Active bit TACS ST Talker Active State (T function) TADS ST Talker Addressed State tca A Take Control Asynchronously auxiliary command tcs A Take Control Synchronously auxiliary command tcse A Take Control Synchronously On End auxiliary command TCT RM Take Control TE F Extended Talker TIDS ST Talker Idle State ton IM Talk Only ton B Talk-Only bit TPAS ST Talker Primary Addressed State TPAS B Talker Primary Addressed State TPIS ST Talker Primary Idle State TRI B Three-State Timing bit TRIG Trigger trig A Trigger auxiliary command	SYNC IE B GPIB Synchronization bit SYNC IE B GPIB Synchronization Interrupt Enable bit T T T T T T T T T T T T T			
TA B Talker Active bit TACS ST Talker Active State (T function) TADS ST Talker Addressed State tca A Take Control Asynchronously auxiliary command tcs A Take Control Synchronously auxiliary command tcse A Take Control Synchronously On End auxiliary command TCT RM Take Control TE F Extended Talker TIDS ST Talker Idle State ton LM Talk Only ton B Talk-Only bit TPAS ST Talker Primary Addressed State TPAS B Talker Primary Addressed State TPAS B Talker Primary Idle State TRI B Three-State Timing bit TRIG Trigger	SYNC B GPIB Synchronization bit SYNC IE B GPIB Synchronization Interrupt Enable bit T T F Talker TA B Talker Active bit TACS ST Talker Active State (T function) TADS ST Talker Addressed State tca A Take Control Asynchronously auxiliary command tcs A Take Control Synchronously auxiliary command tcse A Take Control Synchronously On End auxiliary command TCT RM Take Control TE F Extended Talker TIDS ST Talker Idle State ton LM Talk Only ton B Talk-Only bit TPAS ST Talker Primary Addressed State TPAS B Talker Primary Addressed State bit TPIS ST Talker Primary Idle State TRI B Three-State Timing bit TRIG Trigger trig A Trigger auxiliary command TRM0 B Transmit/Receive Mode bit 0			
	ALINA AL AUDICE HAUSTELATAR			
STRS ST Source Transfer State				
stdl A Set Short T1 Delay auxiliary command STRS ST Source Transfer State	stdl A Set Short T1 Delay auxiliary command		_	
STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command STRS ST Source Transfer State	STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command	STBO	В	
STBO B Status Byte Out bit STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command STRS ST Source Transfer State	STBO B Status Byte Out bit STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command	STB	RM	Status Byte
STBO B Status Byte Out bit STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command STRS ST Source Transfer State	STBO B Status Byte Out bit STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command	SRQS	ST	Service Request State
STB RM Status Byte STBO B Status Byte Out bit STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command STRS ST Source Transfer State	STB RM Status Byte STBO B Status Byte Out bit STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command	SRQI IE	В	Service Request Interrupt Enable bit
SRQS ST Service Request State STB RM Status Byte STBO B Status Byte Out bit STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command STRS ST Source Transfer State	SRQS ST Service Request State STB RM Status Byte STBO B Status Byte Out bit STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command	SRQI	В	Service Request bit
SRQI IE B Service Request Interrupt Enable bit SRQS ST Service Request State STB RM Status Byte STBO B Status Byte Out bit STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command STRS ST Source Transfer State	SRQI IE B Service Request Interrupt Enable bit SRQS ST Service Request State STB RM Status Byte STBO B Status Byte Out bit STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command		В	
SRQI B Service Request bit SRQI IE B Service Request Interrupt Enable bit SRQS ST Service Request State STB RM Status Byte STBO B Status Byte Out bit STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command STRS ST Source Transfer State	SRQI B Service Request bit SRQI IE B Service Request Interrupt Enable bit SRQS ST Service Request State STB RM Status Byte STBO B Status Byte Out bit STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command	•		
SRQ IE B Service Request Interrupt Enable bit SRQI B Service Request bit SRQI IE B Service Request Interrupt Enable bit SRQS ST Service Request State STB RM Status Byte STBO B Status Byte Out bit STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command STRS ST Source Transfer State	SRQ IE B Service Request Interrupt Enable bit SRQI B Service Request bit SRQI IE B Service Request Interrupt Enable bit SRQS ST Service Request State STB RM Status Byte STBO B Status Byte Out bit STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command			
SRQ RM Service Request SRQ IE B Service Request Interrupt Enable bit SRQI B Service Request bit SRQI E B Service Request Interrupt Enable bit SRQS ST Service Request State STB RM Status Byte STBO B Status Byte Out bit STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command STRS ST Source Transfer State	SRQ RM Service Request SRQ IE B Service Request Interrupt Enable bit SRQI B Service Request bit SRQI IE B Service Request Interrupt Enable bit SRQS ST Service Request State STB RM Status Byte STBO B Status Byte Out bit STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command	SR1	F	
sre A Clear/Set Send Remote Enable auxiliary command SRQ RM Service Request SRQ IE B Service Request Interrupt Enable bit SRQI B Service Request bit SRQI B Service Request Interrupt Enable bit SRQS ST Service Request State STB RM Status Byte STBO B Status Byte Out bit STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command STRS ST Source Transfer State	sre A Clear/Set Send Remote Enable auxiliary command SRQ RM Service Request SRQ IE B Service Request Interrupt Enable bit SRQI B Service Request bit SRQI B Service Request Interrupt Enable bit SRQI IE B Service Request Interrupt Enable bit SRQS ST Service Request State STB RM Status Byte STBO B Status Byte Out bit STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command			
sre A Clear/Set Send Remote Enable auxiliary command SRQ RM Service Request SRQ IE B Service Request Interrupt Enable bit SRQI B Service Request bit SRQI B Service Request Interrupt Enable bit SRQS ST Service Request State STB RM Status Byte STBO B Status Byte Out bit STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command STRS ST Source Transfer State	sre A Clear/Set Send Remote Enable auxiliary command SRQ RM Service Request SRQ IE B Service Request Interrupt Enable bit SRQI B Service Request bit SRQI B Service Request Interrupt Enable bit SRQI IE B Service Request Interrupt Enable bit SRQS ST Service Request State STB RM Status Byte STBO B Status Byte Out bit STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command	Milemonic	<u>1 ype</u>	Definition
SR1 F Service Request function sre A Clear/Set Send Remote Enable auxiliary command SRQ RM Service Request SRQ IE B Service Request Interrupt Enable bit SRQI B Service Request bit SRQI B Service Request Interrupt Enable bit SRQS ST Service Request State STB RM Status Byte STBO B Status Byte Out bit STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command STRS ST Source Transfer State	SR1 F Service Request function sre A Clear/Set Send Remote Enable auxiliary command SRQ RM Service Request SRQ IE B Service Request Interrupt Enable bit SRQI B Service Request bit SRQI B Service Request Interrupt Enable bit SRQI B Service Request Interrupt Enable bit SRQS ST Service Request State STB RM Status Byte STBO B Status Byte Out bit STBO IE B Status Byte Out Interrupt Enable bit stdl A Set Short T1 Delay auxiliary command	Mnomonic	Type	Definition

Appendix E Mnemonics Key

<u>Mnemonic</u>	<u>Type</u>	<u>Definition</u>
U		
U UCG ulpa UNC UNC IE unl UNL unt UNT USTD	B RM B B B A RM A RM B	Unconfigure bit Universal Command Group Upper/Lower Primary Address bit Unrecognized Command bit Unrecognized Command Interrupt Enable bit Unlisten auxiliary command Unlisten command Untalk auxiliary command Untalk command Untalk command Ultra Short T1 Delay bit
\mathbf{v}		
valid VSR vstdl	B R A	Valid auxiliary command Version Status Register Very Short T1 Delay auxiliary command
X		
X XEOS	B B	Don't care bit Transmit END With EOS bit

Appendix F Customer Communication

For your convenience, this appendix contains forms to help you gather the information necessary to help us solve technical problems you might have as well as a form you can use to comment on the product documentation. Filling out a copy of the *Technical Support Form* before contacting National Instruments helps us help you better and faster.

National Instruments provides comprehensive technical assistance around the world. In the U.S. and Canada, applications engineers are available Monday through Friday from 8:00 a.m. to 6:00 p.m. (central time). In other countries, contact the nearest branch office. You may fax questions to us at any time.

Corporate Headquarters

(512) 795-8248

Technical support fax: (800) 328-2203

(512) 794-5678

Branch Offices	Phone Number	Fax Number
Australia	03 9 879 9179	03 9 879 9422
Austria	0662 45 79 90 19	0662 45 79 90 0
Belgium	02 757 03 11	02 757 00 20
Denmark	45 76 71 11	45 76 26 00
Finland	90 502 2930	90 527 2321
France	1 48 14 24 14	1 48 14 24 24
Germany	089 714 60 35	089 741 31 30
Hong Kong	2686 8505	2645 3186
Italy	02 48301915	02 48301892
Japan	03 5472 2977	03 5472 2970
Korea	02 596 7455	02 596 7456
Mexico	5 202 2544	5 520 3282
Netherlands	03480 30673	03480 33466
Norway	32 84 86 00	32 84 84 00
Singapore	2265887	2265886
Spain	91 640 0533	91 640 0085
Sweden	08 730 43 70	08 730 49 70
Switzerland	056 20 51 55	056 20 51 51
Taiwan	02 737 4644	02 377 1200
U.K.	01635 523154	01635 523545

Technical Support Form

Technical support is available at any time by fax. Include the information from your configuration form. Use additional pages if necessary.

Name	
Company	
Address	
Fax ()Ph	none ()
Computer brand	
Model	Processor
Operating system	
	IHz RAMMB
Display adapter	
Mouseyes	
Other adapters installed	
Hard disk capacity	MB Brand
Instruments used	
National Instruments hardware produc	et(s)
Revision	
Configuration	
	(continues)

The problem is	
List any error messages	
_	
The following steps will reproduce the problem	

Documentation Comment Form

National Instruments encourages you to comment on the documentation supplied with our products. This information helps us provide quality products to meet your needs.

Title:	NAT99	14 TM Refere	nce Manual				
Edition	Date:	June 1995					
Part Nu	ımber:	320775-01					
Please	comment	on the comp	leteness, clari	ty, and orga	nization of t	he manual	
_							
_							
							(continues)

If you find errors in the manual, please record the page numbers and describe the errors.		
_		
Thank you	ı for your help.	
Name	. 101 J 0 01 1101p.	
Title _		
Company		
Address		
_		
Phone ()	
Mail to:	Technical Publications National Instruments Corporation 6504 Bridge Point Parkway, MS 53-02 Austin, TX 78730-5039	
Fax to:	Technical Publications National Instruments Corporation MS 53-02 (512) 794-5678	

Glossary

Prefix	Meaning	Value
p-	pico-	10 ⁻¹²
n-	nano-	10 ⁻⁹
μ-	micro-	10 ⁻⁶
m-	milli-	10 ⁻³
M-	mega-	10 ⁶

AC alternating current

ANSI American National Standards Institute

CIC Controller-In-Charge
CPU central processing unit
DIP dual inline package
DMA direct memory access
EOI End-or-Identify
EOS End-of-String

F Farads

GPIB General Purpose Interface Bus

hex hexadecimal

Hz hertz

IC integrated circuit

IEEE Institute of Electrical and Electronic Engineers

I/O input/output

ISO International Standards Organization

m meters

MB megabytes of memory

s seconds

Numbers	Interrupt Mask Register 1 (IMR1),
Address Mode Register (ADMR), 4-5 to 4-6 Address Register (ADR), 4-7 Address Register 0 (ADR0), 4-8 Address Register 1 (ADR1), 4-9 Address Status Register (ADSR), 4-10 to 4-12 Auxiliary Mode Register (AUXMR), 4-13 to 4-25 Auxiliary Register A (AUXRA), 4-26 to 4-27 Auxiliary Register B (AUXRB), 4-28 to 4-29 Auxiliary Register E (AUXRE), 4-30 Auxiliary Register F (AUXRF), 4-31 Auxiliary Register G (AUXRG), 4-32 to 4-33 Auxiliary Register I (AUXRI), 4-34 to 4-35 Bus Control Register (BCR)/Bus Status Register (BSR), 4-36 to 4-37 Command Pass Through Register (CPTR), 4-39 Command/Data Out Register (CPTR), 4-39 Command/Data Out Register (CDOR), 4-38 Data In Register (DIR), 4-40 End-of-String Register (EOSR), 4-41 hidden registers address register map, 4-3 auxiliary mode register map, 4-4 Internal Count Register (ICR), 4-42 Internal Count Register 2 (ICR2), 4-43 Interrupt Mask Register 0 (IMR0), 4-44 to 4-47	A-48 to 4-52 Interrupt Mask Register 2 (IMR2), 4-53 to 4-56 Interrupt Status Register 0 (ISR0), 4-44 to 4-47 Interrupt Status Register 1 (IMR1), 4-48 to 4-52 Interrupt Status Register 2 (ISR2), 4-53 to 4-56 Page-In state, 4-3 Parallel Poll Register (PPR), 4-57 to 4-58 register map, 4-2 Serial Poll Mode Register (SPMR), 4-61 Source/Acceptor Status Register (SASR), 4-59 to 4-60 Version Status Register (VSR), 4-63 9914-mode interface registers, 3-1 to 3-50 Accessory Register A (ACCRA), 3-5 Accessory Register B (ACCRB), 3-6 to 3-7 Accessory Register F (ACCRF), 3-9 Accessory Register I (ACCRI), 3-10 Address Register (ADR), 3-11 Address Status Register (ADSR), 3-12 to 3-14 Auxiliary Command Register (AUXCR), 3-15 to 3-26 Bus Control Register (BCR)/Bus Status Register (BSR), 3-27 to 3-28 Command Pass Through Register (CPTR), 3-30 Command/Data Out Register (CDOR), 3-29 Data In Register (DIR), 3-31

I-1

End-of-String Register (EOSR), 3-32	Accessory Register B (ACCRB), 3-6
hidden registers, 3-3 Internal Count Register (ICR), 3-33	to 3-7 Accessory Register E (ACCRE), 3-8
to 3-34	Accessory Register F (ACCRF), 3-6 Accessory Register F (ACCRF), 3-9
Interrupt Mask Register 0 (IMR0),	Accessory Register I (ACCRI), 3-9 Accessory Register I (ACCRI), 3-10
3-35 to 3-38	Accessory Register (ACCR), 5-10 Accessory Register (ACCR) offset
Interrupt Mask Register 1 (IMR1),	(table), 3-3
3-39 to 3-43	ACCGR* pin, 7-3
Interrupt Mask Register 2 (IMR2),	ACCRQ* pin, 7-3 ACCRQ* pin. See DMA and the
3-44 to 3-47	ACCRQ* pin. See DWA and the ACCRQ* pin.
Interrupt Status Register 0 (ISR0),	ACRDY bit, Source/Acceptor Status
3-35 to 3-38	Register (SASR), 4-59
Interrupt Status Register 1 (ISR1),	Active Controller State
3-39 to 3-43	changing states, 6-4 to 6-5
Interrupt Status Register 2 (ISR2),	definition, 6-3 to 6-4
3-44 to 3-47	AD[5-0 1-0] bits, Address Register 0
page-in condition, 3-3	(ADR0), 4-8
Parallel Poll Register (PPR), 3-48	AD[5-1 1-1] bits, Address Register 1
register map, 3-2	(ADR1), 4-9
Serial Poll Mode Register (SPMR),	AD[5-1] bits, Address Register
3-48 to 3-50	(ADR), 4-7
Serial Poll Status Register (SPSR),	Address Mode Register (ADMR), 4-5
3-49 to 3-50	to 4-6
	Extended Dual Addressing
A	mode, 4-5
	Extended Single Addressing
A[5-1] bit, Address Register (ADR), 3-11	mode, 4-5
acceptor handshake (AH) holdoffs	Listen Only (lon) mode, 4-6
DAC holdoffs, 5-15	No Addressing mode, 4-5
determining occurrence of, 5-15	Normal Dual Addressing mode, 4-5
GPIB rdy message and RFD	Talk Only (ton) mode, 4-6
holdoffs, 5-12 to 5-14	TRM[1-0] bits, 4-6
choosing data-receiving mode, 5-14	Address Register (ADR)
	7210 mode, 4-7
data-receiving modes, 5-13 to 5-14	9914 mode, 3-11
generating rdy message, 5-12	Address Register 0 (ADR0), 4-8
Accessory Register A (ACCRA), 3-5	Address Register 1 (ADR1), 4-9
ACCESSULY REGISTER A (ACCRA), 3-3	

Address Status Register (ADSR)	APT IE bit, Interrupt Mask
7210-mode interface registers, 4-10	Register 1 (IMR1)
to 4-12	7210 mode, 4-49 to 4-50
9914 mode, 3-12 to 3-14	9914 mode, 3-41 to 3-42
addressing, GPIB. See GPIB addressing.	ARS bit, Address Register (ADR), 4-7
ADHS bit, Source/Acceptor Status	ATCT bit, Accessory Register B
Register (SASR), 4-59	(ACCRB), 3-7
ADMR (Address Mode Register). See	ATN bit
Address Mode Register (ADMR).	Address Status Register
ADR (Address Register)	(ADSR), 3-12
7210 mode, 4-7	Bus Control Register (BCR)/Bus
9914 mode, 3-11	Status Register (BSR), 3-27, 4-36
ADR0 (Address Register 0), 4-3, 4-8	ATN* bit, Address Status Register
ADR1 (Address Register 1), 4-3, 4-9	(ADSR), 4-10
ADSC bit, Interrupt Status Register 2	ATN (Attention) line, GPIB, B-9
(ISR2), 4-56	ATNI bit
ADSC IE bit, Interrupt Mask Register 2	Interrupt Status Register 0
(IMR2), 4-56	(ISR0), 4-46
ADSR (Address Status Register)	Interrupt Status Register 2
7210-mode interface registers, 4-10	(ISR2), 3-46
to 4-12	ATNI IE bit
9914 mode, 3-12 to 3-14	Interrupt Mask Register 0
AEHS bit, Source/Acceptor Status	(IMR0), 4-46
Register (SASR), 4-59	Interrupt Mask Register 2
ANHS1 bit, Source/Acceptor Status	(IMR2), 3-46
Register (SASR), 4-59	Attention (ATN) line, GPIB, B-9
ANHS2 bit, Source/Acceptor Status	automatic remote configuration,
Register (SASR), 4-59	enabling, 5-18
ANSI/IEEE standard.	Auxiliary Command Register (AUXCR)
See IEEE 488.1 standard.	3-15 to 3-26
APT bit, Interrupt Status	Chip Reset (ch_rst), 3-24
Register 1 (ISR1)	Clear Disable IMR2, IMR1, and
7210 mode, 4-49 to 4-50	IMR0 Interrupts (~dai), 3-22
9914 mode, 3-41 to 3-42	Clear Force Group Execute Trigger
implementing logical devices, 5-4	(~fget), 3-19
	Clear Holdoff On All Data
	(~hdfa), 3-18

Clear Holdoff On END Only Degree Control (rea) 2 22	
Clear Holdoff On END Only Request Control (rqc), 3-22 (~hdfe), 3-19 Request rsv False (reqf), 3-24	
Clear Listen Only (~lon), 3-20 Request rsv True (reqt), 3-24	
Clear Page-In Registers (clrpi), 3-26 Request 18V True (reqt), 3-24 Send EOI With The Next Byte	
Clear Parallel Poll Flag (~ist), 3-25 (feoi), 3-20	
Clear Request Parallel Poll Set Disable IMR2, IMR1, and IM	DΛ
(~rpp), 3-21 Interrupts (dai), 3-22	ΚU
Clear Request Service bit 2 Set Force Group Execute Trigger	
(rsv2), 3-23 (fget), 3-19	
Clear Return to Local (~rtl), 3-19 Set Holdoff On All Data (hdfa), 3	10
Clear Send Interface Clear Set Holdoff On END Only	-10
(*sic), 3-21 (hdfe), 3-19	
Clear Send Remote Enable Set Listen Only (lon), 3-20	
(~sre), 3-21 Set Parallel Poll Flag (ist), 3-25	
Clear Shadow Handshaking Set Parallel Poll (rpp), 3-23 Set Parallel Poll (rpp), 3-	21
(~shdw), 3-23 Set Request Service bit 2 (rsv2), 3	
Clear Short T1 Delay (~stdl), 3-23 Set Reducst Service bit 2 (18v2), 3 Set Return to Local (rtl), 3-19	-23
Clear Software Reset (~swrst), 3-18 Set Send Interface Clear (sic), 3-2 Set Send Interface Clear (sic), 3-2	1
Clear Talk Only (~ton), 3-20 Set Send Remote Enable (sre), 3-2	
Clear Very Short T1 Delay Set Shadow Handshaking	21
(*vstdl), 3-23 (shdw), 3-23	
Go To Standby (gts), 3-20 Set Short T1 Delay (stdl), 3-23	
New Byte Available False Set Software Reset (swrst), 3-18	
(nbaf), 3-19 Set Talk Only (ton), 3-20	
Page-In Accessory Register Set Very Short T1 Delay (vstdl), 3	-23
(piaccr), 3-26 summary of commands (table), 3-	
Page-In Bus Register (pibcr), 3-25 to 3-17	10
Page-In End-of-String Registers Switch To 7210 Mode	
(pieosr), 3-26 (sw7210), 3-23	
Page-In Interrupt Mask Register 2 Take Control Asynchronously	
(piimr2), 3-25 (tca), 3-20	
Pass Through Next Secondary Take Control Synchronously	
(pts), 3-22 (tcs), 3-20	
Release Control (rlc), 3-22 Auxiliary Mode Register	
Release DAC Holdoff (AUXMR), 4-13 to 4-25	
(nonvalid), 3-18 Chip Reset, 4-18	
Release DAC Holdoff (valid), 3-18 Clear ADSC, 4-25	
Release RFD Holdoff (rhdf), 3-18 Clear ATNI, 4-25	

Clear DEC, 4-24	Send EOI (seoi), 4-19
Clear DET, 4-24	Set IFC (sic & rsc), 4-23
Clear END, 4-24	Set Parallel Poll Flag (ist), 4-17
Clear ERR, 4-24	Set REN (sre & rsc), 4-23
Clear IFC (~sic & rsc), 4-21	Set Return To Local (rtl), 4-19
Clear IFCI, 4-25	Set SYNC, 4-25
Clear LOKC, 4-25	summary of auxiliary commands
Clear Or Pulse Return To Local	(table), 4-14 to 4-16
(rtl), 4-19	Switch To 9914A Mode
Clear Parallel Poll Flag (~ist), 4-17	(sw9914), 4-21
Clear REMC, 4-25	Take Control Asynchronously
Clear REN (~sre & rsc), 4-22	(tca), 4-20
Clear SRQI Command, 4-24	Take Control Synchronously
Clear SYNC, 4-25	(tcs), 4-21
Disable System Control (~rsc), 4-21	Take Control Synchronously On
Execute Parallel Poll (rpp1), 4-23	END (tcse), 4-22
Finish Handshake (rhdf), 4-18	Trigger (trig), 4-18
Go To Standby (gts), 4-20	Untalk (lut), 4-19
Holdoff Handshake Immediately	Valid Secondary Command Or
(hldi), 4-24	Address (valid), 4-20
Immediate Execute Power-On	writing to hidden registers, 4-13
(pon), 4-17	Auxiliary Register A (AUXRA), 4-26
Listen (ltn), 4-21	to 4-27
Listen In Continuous Mode	Auxiliary Register B (AUXRB), 4-28
(ltn & cont), 4-23	to 4-29
Local Unlisten (lun), 4-23	Auxiliary Register E (AUXRE), 4-30
New Byte Available False	Auxiliary Register F (AUXRF), 4-31
(nbaf), 4-20	Auxiliary Register G (AUXRG), 4-32
Nonvalid Secondary Command Or	to 4-33
Address (nonvalid), 4-19	Auxiliary Register I (AUXRI), 4-34
Page-In Additional Registers	to 4-35
(page-in), 4-24	
register map, 4-4	В
Release Control Command (rlc), 4-19	
Request Control Command	BCR (Bus Control Register)/BSR
(rqc), 4-19	(Bus Status Register)
Request rsv False (reqf), 4-22	7210 mode, 4-36 to 4-37
Request rsv True (reqt), 4-22	9914 mode, 3-27 to 3-28

BI bit	CHES, 4-33
Interrupt Status Register 0	CIC, 3-47, 4-10
(ISR0), 3-36	CIC IE, 3-47
receiving GPIB data messages, 5-10	CO, 4-55
to 5-11	CO IE, 4-55
BI IE bit	CPT, 4-48 to 4-49
Interrupt Mask Register 0	CPT ENABLE, 4-29
(IMR0), 3-36	CPT IE, 4-48 to 4-49
receiving GPIB data messages, 5-10	CPT[7-0], 3-30, 4-39
BIN bit	dal, 3-11, 5-4
Accessory Register A (ACCRA), 3-5	dat, 3-11, 5-4
Auxiliary Register A	DAV, 3-27, 4-36
(AUXRA), 4-26	DCAS, 3-42, 5-20
bit descriptions	DCAS IE, 3-42
A[5-1], 3-11	DEC, 4-51
ACRDY, 4-59	DEC IE, 4-51
AD[5-0 1-0], 4-8	DET, 4-50
AD[5-1], 4-7	DET IE, 4-50
AD[5-1 1-1], 4-9	DHADC, 3-8, 4-30, 5-20
ADHS, 4-59	DHADT, 3-8, 4-30, 5-20
ADSC, 4-56	DHALA, 3-9, 4-31, 5-5
ADSC IE, 4-56	DHALL, 3-9, 4-31, 5-5
AEHS, 4-59	DHATA, 3-9, 4-31, 5-5
ANHS1, 4-59	DHDC, 4-30
ANHS2, 4-59	DHDT, 4-30
APT, 3-41 to 3-42, 4-49 to 4-50, 5-4	DHUNTL, 3-9, 4-31
APT IE, 3-41 to 3-42, 4-49 to 4-50	DI, 4-52
ARS, 4-7	DI IE, 4-52
ATCT, 3-7	DIO[8-1], 3-29, 3-31, 4-38, 4-40
ATN, 3-12, 3-27, 4-36	DISTCT, 4-33
ATN*, 4-10	DL, 4-7
ATNI, 3-46, 4-46	DL0, 4-8
ATNI IE, 3-46, 4-46	DL1, 4-9
BI, 3-36, 5-10	DMAE, 3-10
BI IE, 3-36, 5-10	DMAI, 3-36, 4-55
BIN, 3-5, 4-26	DMAO, 3-35, 4-55
BO, 3-36, 5-7	DO IE, 4-52
BO IE, 3-36	DT, 4-7

DT0 4.0) () () () () () () () () () (
DT0, 4-8	MAC IE, 3-38
DT1, 4-9	MICR, 4-43
edpa, 3-11, 5-4, 5-6	MJMN, 4-12
END, 3-37	nba, 3-44, 4-44, 4-59
END IE, 3-37, 4-50 to 4-51	NDAC, 3-27, 4-36
END RX, 4-50 to 4-51	NL, 3-45, 4-45
EOI, 3-27, 4-9, 4-36	NLEN, 3-46, 4-46
EOS, 3-46, 4-46	NRFD, 3-27, 4-36
EOS[7-0], 3-32, 4-41	NTNL, 4-32 to 4-33
ERR, 3-40, 4-51 to 4-52, 5-7	P[3-1], 4-58
ERR IE, 3-40, 4-51 to 4-52	PEND, 3-50, 4-62, 5-17
F(3-0), 3-33, 4-42	PP1, 3-10, 5-17, 5-18
GET, 3-39 to 3-40, 5-19 to 5-20	PP2, 4-34
GET IE, 3-39 to 3-40, 5-19	PP8-PP1, 3-48
GLINT, 3-44, 4-44, 5-19	REM, 3-12, 4-55
HLDA, 4-27	REMC, 4-56
HLDE, 4-27	REMC IE, 4-56
IFC, 3-27, 3-43, 4-36	REN, 3-27, 4-36
IFC IE, 3-43	REOS, 3-5, 4-26
IFCI, 4-46	RLC, 3-37, 5-19
IFCI IE, 4-46	RLC IE, 3-37
INT, 4-53, 5-19	RPP2, 4-33
INT0, 3-35, 5-19	rsv/RQS, 3-50, 4-62
INT1, 3-36	S, 4-58
INV, 3-6, 4-28, 5-19	S[6-1], 3-49, 4-61
ISS, 3-6, 4-28	S8, 3-49, 4-61
LA, 3-13, 4-11, 5-4	SH1A, SH1B s, 4-60
LLO, 3-12, 5-19	SISB, 4-34 to 4-35
LLOC, 3-46, 5-19	SLOW, 4-43
LLOC IE, 3-46	SPAS, 3-37
LOK, 4-55	SPAS IE, 3-37
LOKC, 4-56	SPEOI, 3-7, 4-29, 5-17
LOKC IE, 4-56	SPMS, 4-10
LPAS, 3-12, 4-11, 5-4	SRQ, 3-27, 3-43, 4-36
LWC, 3-6	SRQ IE, 3-43
MA, 3-42 to 3-43	SRQI, 4-54
MA IE, 3-42 to 3-43	SRQI IE, 4-54
MAC, 3-38	STBO, 3-45, 4-45, 5-17

STBO IE, 3-45, 4-45, 5-17	configuring chip for GPIB
SYNC, 4-47	operation, 5-2
SYNC IE, 4-47	enabling interrupts, 5-3
TA, 3-13, 4-11 to 4-12, 5-4	placing NAT9914 in 9914 mode, 5-1
TPAS, 3-13, 4-11, 5-4	setting clock frequency, 5-1 to 5-2
TRI, 4-28	Chip Reset (chip_reset) command,
TRM[1-0], 4-6	Auxiliary Mode Register
U, 4-57	(AUXMR), 4-18
ulpa, 3-14, 5-6	Chip Reset (ch_rst) command,
UNC, 3-40 to 3-41	Auxiliary Command Register
UNC IE, 3-40 to 3-41	(AUXCR), 3-24
USTD, 3-10, 4-34, 5-2	CIC bit
V[3-0], 4-63	Address Status Register
X, 4-8	(ADSR), 4-10
XEOS, 3-5, 4-26, 5-7	Interrupt Status Register 2
BO bit	(ISR2), 3-47
Interrupt Status Register 0	CIC IE bit, Interrupt Mask Register 2
(ISR0), 3-36	(IMR2), 3-47
sending GPIB data messages, 5-7	Clear ADSC command, 4-25
BO IE bit, Interrupt Mask Register 0	Clear ATNI command, 4-25
(IMR0), 3-36	Clear DEC command, 4-24
Bus Control Register (BCR)/Bus Status	Clear DET command, 4-24
Register (BSR)	Clear Disable IMR2, IMR1, and IMR0
7210 mode, 4-36 to 4-37	Interrupts (~dai) command, 3-22
9914 mode, 3-27 to 3-28	Clear END command, 4-24
	Clear ERR command, 4-24
C	Clear Force Group Execute Trigger (~fget) command, 3-19
capabilities codes (table), 1-1 to 1-2	Clear Holdoff On All Data (~hdfa)
CDOR (Command/Data Out Register)	command, 3-18
7210 mode, 4-38	Clear Holdoff On END Only (~hdfe)
9914 mode, 3-29	command, 3-19
CE* address bus, 7-2	Clear IFC (~sic & rsc) command, 4-21
CHES bit, Auxiliary Register G	Clear IFCI command, 4-25
(AUXRG), 4-33	Clear Listen Only (~lon) command, 3-20
chip initialization sequence	Clear LOKC command, 4-24
asserting local pon message, 5-1 clearing local pon message, 5-3	Clear Or Pulse Return To Local (rtl) command, 4-19

Clear Page-In Registers (Cirpi)	clock frequency bits F(3-0), internal
command, 3-26	Count Register (ICR), 3-33, 4-42
Clear Parallel Poll Flag (~ist) command	clrpi (Clear Page-In Registers)
Auxiliary Command Register	command, 3-26
(AUXCR), 3-25	CO bit, Interrupt Status Register 2
Auxiliary Mode Register	(ISR2), 4-55
(AUXMR), 4-17	CO IE bit, Interrupt Mask Register 2
Clear REMC command, 4-25	(IMR2), 4-55
Clear REN (~sre & rsc) command, 4-22	command messages, GPIB, B-17, B-19.
Clear Request Parallel Poll (~rpp)	See also messages, GPIB.
command, 3-21	Command Pass Through
Clear Request Service bit 2 (~rsv2)	Register (CPTR)
command, 3-23	7210 mode, 4-39
Clear Return to Local (~rtl)	9914 mode, 3-30
command, 3-19	Command/Data Out Register (CDOR)
Clear Send Interface Clear (~sic)	7210 mode, 4-38
command, 3-21	9914 mode, 3-29
Clear Send Remote Enable (~sre)	commands. See Auxiliary Command
command, 3-21	Register (AUXCR); Auxiliary Mode
Clear Shadow Handshaking (~shdw)	Register (AUXMR); Standard
command, 3-23	Commands for Programmable
Clear Short T1 Delay (~stdl)	Instrumentation (SCPI).
command, 3-23	CONT* pin, 7-1
Clear Software Reset (~swrst)	controller software considerations. See
command, 3-18	GPIB Controller; System Controller.
Clear SRQI Command, 4-24	count termination method, GPIB, B-20
Clear SYNC command, 4-25	to B-21
Clear Talk Only (~ton) command, 3-20	CPT bit, Interrupt Status Register 1
Clear Very Short T1 Delay (vstdl)	(ISR1), 4-48 to 4-49
command, 3-23	CPT ENABLE bit, Auxiliary Register B
clearing devices, 5-20, B-28	(AUXRB), 4-29
CLK signal	CPT IE bit, Interrupt Mask Register 1
requirements, 7-4 to 7-5	(IMR1), 4-48 to 4-49
timing diagram, 7-5	CPT[7-0] bits, Command Pass Through
clock frequency. See also Internal Count	Register (CPTR), 3-30, 4-39
Register (ICR).	
setting, 5-2	
difference between rates, A-1	

CPTR (Command Pass Through Register) 7210 mode, 4-39 9914 mode, 3-30 CPU address bus, 7-2 to 7-3 CPU interface capabilities, 1-3 CPU register control pins CE* and CPU address bus, 7-2	DBIN/WE* pins, 7-2 DCAS bit clearing devices, 5-20 Interrupt Status Register 1 (ISR1), 3-42 DCAS IE bit, Interrupt Mask Register 1 (IMR1), 3-42
DBIN/WE* pins, 7-2 NAT9914 data bus, 7-3	DEC bit, Interrupt Status Register 1 (ISR1), 4-51
customer communication, xv, F-1	DEC IE bit, Interrupt Mask Register 1 (IMR1), 4-51 DET bit, Interrupt Status Register 1
DAC holdoff determining occurrence of, 5-15 purpose and use, 5-15 releasing, 5-4 ~dai (Clear Disable IMR2, IMR1, and IMR0 Interrupts) command, 3-22 dai (Set Disable IMR2, IMR1, and IMR0 Interrupts) command, 3-22 dal bit Address Register (ADR), 3-11 implementing logical devices, 5-4 dat bit Address Register (ADR), 3-11 implementing logical devices, 5-3 Data In Register (DIR) 7210 mode, 4-40 9914 mode, 3-31 data lines, GPIB, B-7 data messages, GPIB, B-17. See also messages, GPIB. Data Valid (DAV) line, GPIB, B-12 data-receiving modes. See GPIB rdy	(ISR1), 4-50 DET IE bit, Interrupt Mask Register 1 (IMR1), 4-50 device status reporting (polling). See parallel polling; serial polling. devices clearing, 5-20, B-28 triggering, 5-20, B-28 DHADC bit Accessory Register E (ACCRE), 3-8 Auxiliary Register E (AUXRE), 4-30 clearing devices, 5-20 DHADT bit Accessory Register E (ACCRE), 3-8 Auxiliary Register E (AUXRE), 4-30 device triggering, 5-20 DHALA bit Accessory Register F (ACCRF), 3-9 Auxiliary Register F (AUXRF), 4-31 implementing logical devices, 5-4, 5-5 to 5-6 DHALL bit
message and RFD holdoffs. DAV bit, Bus Control Register (BCR)/ Bus Status Register (BSR), 3-27, 4-36	Accessory Register F (ACCRF), 3-9 Auxiliary Register F (AUXRF), 4-31 implementing logical devices, 5-5

DHATA bit	DMAE bit, Accessory Register I
Accessory Register F (ACCRF), 3-9	(ACCRI), 3-10
Auxiliary Register F (AUXRF), 4-31	DMAI bit
implementing logical	Interrupt Mask Register 0
devices, 5-5	(IMR0), 3-36
DHDC bit, Auxiliary Register E	Interrupt Mask Register 2
(AUXRE), 4-30	(IMR2), 4-55
DHDT bit, Auxiliary Register E	DMAO bit
(AUXRE), 4-30	Interrupt Mask Register 0
DHUNTL bit	(IMR0), 3-35
Accessory Register F (ACCRF), 3-9	Interrupt Mask Register 2
Auxiliary Register F (AUXRF), 4-31	(IMR2), 4-55
DI bit, Interrupt Status Register 1	DO bit, Interrupt Status Register 1
(ISR1), 4-52	(ISR1), 4-52
DI IE bit, Interrupt Mask Register 1	DO IE bit, Interrupt Mask Register 1
(IMR1), 4-52	(IMR1), 4-52
DIO[8-1] bits	documentation
Command/Data Out Register	conventions used in manual, xiv
(CDOR), 3-29, 4-38	mnemonics key, E-1 to E-11
Data In Register (DIR), 3-31, 4-40	organization of manual, xiii-xiv
DIR (Data In Register)	related documentation, xiv-xv
7210 mode, 4-40	DT bit, Address Register (ADR), 4-7
9914 mode, 3-31	DT0 bit, Address Register 0 (ADR0), 4-8
Disable System Control (~rsc)	DT1 bit, Address Register 1 (ADR1), 4-9
command, 4-21	
DISTCT bit, Auxiliary Register G	E
(AUXRG), 4-33	
DL bit, Address Register (ADR), 4-7	edpa bit
DL0 bit, Address Register 0 (ADR0), 4-8	Address Register (ADR), 3-11
DL1 bit, Address Register 1 (ADR1), 4-9	ignoring least significant bit, 5-6
DMA and the ACCRQ* pin	implementing logical devices, 5-4
ACCGR* pin, 7-3	electrical specifications, GPIB, B-13
ACCRQ* pin behavior, 7-3	to B-14
ACCRQ* pin behavior (table), 5-11	END bit
ACCRQ* pin description, 7-3	Interrupt Status Register 0
disabling ACCRQ*, 5-11	(ISR0), 3-37
DMA reads, 5-12	receiving GPIB data messages, 5-10
DMA writes, 5-12	

END IE bit	ERR bit
Interrupt Mask Register 0	Interrupt Status Register 1
(IMR0), 3-37	(ISR1), 3-40, 4-51 to 4-52
Interrupt Mask Register 1	sending GPIB data messages, 5-6
(IMR1), 4-50 to 4-51	ERR IE bit, Interrupt Mask Register 1
END message, receiving, 5-10	(IMR1), 3-40, 4-51 to 4-52
END RX bit, Interrupt Status Register 1	ESB (Event Status Bit), B-23
(ISR1), 4-50 to 4-51	Event Status Register (ESR), B-23, B-24
End-of-String Register (EOSR)	Execute Parallel Poll (rpp1)
7210 mode, 4-41	command, 4-23
9914 mode, 3-32	extended addressing.
End-or-Identify (EOI) line, GPIB, B-10	See GPIB addressing.
EOI, sending. See Send EOI	
(seoi) command.	F
EOI bit	
Address Register 1 (ADR1), 4-9	fax technical support, F-1
Bus Control Register (BCR)/Bus	F(3-0) bits, Internal Count Register
Status Register (BSR), 3-27, 4-36	(ICR), 3-33, 4-42
not behaving as expected, A-1	feoi (Send EOI With The Next Byte)
EOI (End-or-Identify) line, GPIB, B-10	command, 3-20
EOI termination method, GPIB, B-20	clearing, A-1
EOS bit	fget (Clear Force Group Execute Trigger)
Interrupt Status Register 0	command, 3-19
(ISR0), 4-46	fget (Set Force Group Execute Trigger)
Interrupt Status Register 2	command, 3-19
(ISR2), 3-46	Finish Handshake (rhdf) command, 4-18
EOS message	fractional output frequencies, A-2
receiving, 5-10	
sending, 5-7	G
EOS termination method, GPIB, B-20	General Purpose Interface Bus. See GPIB.
EOS[7-0] bits, End-of-String Register	generating hardware interrupts, 5-19
(EOSR), 3-32, 4-41	GET bit
EOSR (End-of-String Register)	device triggering, 5-19 to 5-20
7210 mode, 4-41	Interrupt Status Register 1
9914 mode, 3-32	(ISR1), 3-39 to 3-40
	(), 0 0 0 0 0

GET IE bit device triggering, 5-19 to 5-20 Interrupt Mask Register 1 (IMR1), 3-39 to 3-40 GLINT bit generating hardware interrupts, 5-19 Interrupt Mask Register 0 (IMR0), 4-44 Interrupt Mask Register 2 (IMR2), 3-44 Go To Standby (gts) command Auxiliary Command Register (AUXCR), 3-20 Auxiliary Mode Register	history, B-1 IEEE 488.1 specification, B-2 IEEE 488.2 specification, B-2 to B-3 interface management lines, B-8 to B-11 Attention (ATN), B-9 End-or-Identify (EOI), B-10 Interface Clear (IFC), B-8 Remote Enable (REN), B-10 Service Request (SRQ), B-11 Listeners, 5-6, B-15 to B-16 parallel polling, B-23 to B-27. See also parallel polling. configuring devices, B-26
(AUXMR), 4-20 GPIB addressing protocol, B-17 to B-19. See also GPIB addressing. examples, B-18 reading multiline interface command messages table, B-19 secondary addressing, B-19 unaddressing command messages, B-19 clearing devices, B-28 Controller. See GPIB Controller. data and command messages, B-17 data lines, B-7 handshake lines, B-11 to B-13 Data Valid (DAV), B-12 Not Data Accepted (NDAC), B-12 Not Ready For Data	determining PPE message, B-27 determining value of PPR message, B-26 example exchange of messages (illustration), B-25 overview, B-25 physical representation of PPR message, B-27 physical and electrical specifications, A-13 to B-14 SCPI specification, B-3 to B-4 serial polling. See also serial polling. ESR and SRE registers, B-23 serial polling devices, B-21 to B-22 servicing SRQs, B-21 status byte model for IEEE 488.1, B-23 status byte model for IEEE 488.2, B-23 to B-24
(NRFD), B-11 three-wire handshake process, B-12 to B-13 hardware configuration, B-4 to B-6	signals and lines, B-7 Talkers, 5-6, B-15 to B-16

termination methods, B-19 to B-21	becoming CIC, 6-4
combinations of methods, B-21	Idle State to Active State, 6-4
count method, B-20	Standby State to Active
EOI method, B-20	State, 6-5
EOS method, B-20	Controller-In-Charge (CIC), B-14
triggering devices, B-28	defining System Controller, B-14
GPIB addressing	Idle Controller State, 6-3
addressing protocol, B-17 to B-19	initialization, 6-2
examples, B-18	polling, 6-6 to 6-8
format of address command	configuring devices for parallel
messages, B-17	polls, 6-7
primary address, B-17	parallel polls, 6-8
reading multiline interface	serial polls, 6-7
command messages	responsibilities, B-14
table, B-19	sending remote multiline messages
secondary addressing, B-19	(commands), 6-6
unaddressing command	Standby Controller State, 6-3
messages, B-19	GPIB data bus pins, 7-2
unique addresses, B-17	GPIB data messages
implementing one logical device	receiving
extended addressing, 5-4	basic flow, 5-10
normal addressing, 5-4	performing RFD holdoff on last
implementing two or more	data byte, 5-10
logical devices	receiving END or EOS, 5-11
extended addressing, 5-5 to 5-6	sending, 5-6 to 5-10
normal addressing, 5-5	basic flow, 5-6 to 5-7
using edpa bit, 5-6	sending EOI or EOS, 5-7
logical and physical devices, 5-3	T1 delay generation, 5-7 to 5-10
normal and extended addressing, 5-3	7210 mode, 5-9
GPIB Controller. See also GPIB	9914 mode, 5-9
addressing; System Controller.	HSTS definition, 5-8
Active Controller State, 6-3	IEEE 488.1 standard
basic states, 6-3 to 6-4	requirements, 5-8
determining, 6-4	using nbaf, 5-10
changing states	GPIB features of NAT9914 chip, 1-3
Active State to Idle State, 6-5	GPIB handshake parameters, setting. See
Active State to Standby	T1 delay generation.
State 6-5	

GPIB rdy message and RFD holdoffs, 5-12 to 5-14 choosing data-receiving mode, 5-14 data-receiving modes, 5-13 to 5-14 continuous (cont)/(and hlde and continuous mode), 5-14 normal, 5-13 RFD Holdoff on All Data (hlda), 5-13 RFD Holdoff on END (hlde), 5-13 generating rdy message, 5-13 GPIB signal pins, 7-2 GPIB transceivers interfacing to common GPIB transceivers, 7-6 pin descriptions for transceiver controls CONT*, 7-1 TE, 7-1 gts (Go To Standby) command Auxiliary Command Register (AUXCR), 3-20 Auxiliary Mode Register (AUXMR), 4-20	hardware considerations interfacing to common GPIB transceivers, 7-6 pin descriptions CPU register control pins, 7-2 to 7-3 DMA pins, 7-3 GPIB data bus pins, 7-2 GPIB signal pins, 7-2 GPIB transceiver controls, 7-1 other pins, 7-3 to 7-5 hardware interrupts, generating, 5-19 ~hdfa (Clear Holdoff On All Data) command, 3-18 hdfa (Set Holdoff On All Data) command, 3-18 ~hdfe (Clear Holdoff On END Only) command, 3-19 hdfe (Set Holdoff On END Only) command, 3-19 Hewlett-Packard Interface Bus (HP-IB), B-1 hidden registers 7210-mode interface registers address register map, 4-3
H handshake lines, GPIB, B-11 to B-13 Data Valid (DAV), B-12 Not Data Accepted (NDAC), B-12 Not Ready For Data (NRFD), B-11 three-wire handshake process, B-12 to B-13 handshake parameters, setting. See T1 delay generation. hardware configuration, GPIB, B-4 to B-6	auxiliary mode register map, 4-4 writing to hidden registers, 4-13 Accessory Register (ACCR) offset (table), 3-3 HLDA bit, Auxiliary Register A (AUXRA), 4-27 hlda signal, 5-14 HLDE bit, Auxiliary Register A (AUXRA), 4-27 hlde signal, 5-14 hldi (Holdoff Handshake Immediately) command, 4-24 Holdoff On END mode, 5-11

1	IFCI IE bit, Interrupt Mask Register 0
ICR (Internal Count Register)	(IMR0), 4-46
7210 mode, 4-42	Immediate Execute Power-On (pon)
9914 mode, 3-33 to 3-34	command, 4-17
ICR2 (Internal Count Register 2), 4-43	IMR0 (Interrupt Mask Register 0)
Idle Controller State	7210 mode, 4-44 to 4-47
changing states, 6-4 to 6-5	9914 mode, 3-35 to 3-38
definition, 6-3	IMR1 (Interrupt Mask Register 1)
IEEE 488 Bus. See GPIB.	7210 mode, 4-48 to 4-52
IEEE 488 interface capabilities	9914 mode, 3-39 to 3-43
(table), 1-1 to 1-2	IMR2 (Interrupt Mask Register 2)
IEEE 488.1 standard	7210 mode, 4-53 to 4-56
history, B-1	9914 mode, 3-44 to 3-47
NAT9914 compatibility, 1-1	initialization sequence. See chip
problems with IEEE 488.1	initialization sequence.
compatible devices, B-2	INT bit
specification, B-2	generating hardware interrupts, 5-19
status byte model for serial	Interrupt Status Register 2
polling, B-23	(ISR2), 4-53
IEEE 488.2 service requesting, 5-16	INT* pin, 7-3
IEEE 488.2 standard	INT0 bit
history, B-1	generating hardware interrupts, 5-19
specification, B-2 to B-3	Interrupt Status Register 0
	(ISR0), 3-35
status byte model for serial polling, B-23 to B-24	INT1 bit, Interrupt Status Register 0
	(ISR0), 3-36
IEEE Standard 488.1-1987, 1-1	Interface Clear (IFC) line, GPIB, B-8
IFC bit	interface management lines, GPIB, B-8
Bus Control Register (BCR)/Bus Status Register (BSR), 3-27, 4-36	to B-11
• , , , ,	Attention (ATN), B-9
Interrupt Status Register 1	End-or-Identify (EOI), B-10
(ISR1), 3-43	Interface Clear (IFC), B-8
IFC IE bit, Interrupt Mask Register 1	Remote Enable (REN), B-10
(IMR1), 3-43	Service Request (SRQ), B-11
IFC (Interface Clear) line, GPIB, B-8	Internal Count Register (ICR)
IFCI bit, Interrupt Status Register 0	7210 mode, 4-42
(ISR0), 4-46	•

9914 mode, 3-33 to 3-34	ISS bit
and fractional output	Accessory Register B (ACCRB), 3-6
frequencies, A-2	Auxiliary Register B
Internal Count Register 2 (ICR2), 4-43	(AUXRB), 4-28
Interrupt Mask Register 0 (IMR0)	~ist (Clear Parallel Poll Flag) command
7210 mode, 4-44 to 4-47	Auxiliary Command Register
9914 mode, 3-35 to 3-38	(AUXCR), 3-25
Interrupt Mask Register 1 (IMR1)	Auxiliary Mode Register
7210 mode, 4-48 to 4-52	(AUXMR), 4-17
9914 mode, 3-39 to 3-43	ist (Set Parallel Poll Flag) command
Interrupt Mask Register 2 (IMR2)	Auxiliary Command Register
7210 mode, 4-53 to 4-56	(AUXCR), 3-25
9914 mode, 3-44 to 3-47	Auxiliary Mode Register
Interrupt Status Register 0 (ISR0)	(AUXMR), 4-17
7210 mode, 4-44 to 4-47	ist message, 5-18
9914 mode, 3-35 to 3-38	ltn & cont (Listen In Continuous Mode)
Interrupt Status Register 1 (ISR1)	command, 4-23
7210 mode, 4-48 to 4-52	
9914 mode, 3-39 to 3-43	L
Interrupt Status Register 2 (ISR2)	
7210 mode, 4-53 to 4-56	LA bit
9914 mode, 3-44 to 3-47	Address Status Register
interrupts, enabling, 5-3	(ADSR), 3-13, 4-11
INV bit	setting when NAT9914 is Addressed
Accessory Register B (ACCRB), 3-6	Listener, 5-4
Auxiliary Register B	Listen (ltn) command, 4-21
(AUXRB), 4-28	Listen In Continuous Mode (ltn & cont)
generating hardware interrupts, 5-19	command, 4-23
ISR0 (Interrupt Status Register 0)	Listeners. See also GPIB
7210 mode, 4-44 to 4-47	Controller; Talkers.
9914 mode, 3-35 to 3-38	activating, 5-6
ISR1 (Interrupt Status Register 1)	detecting GPIB Listeners, 5-6
7210 mode, 4-48 to 4-52	properties, B-15
9914 mode, 3-39 to 3-43	system setup example
ISR2 (Interrupt Status Register 2)	(illustration), B-16
7210 mode, 4-53 to 4-56	
9914 mode, 3-44 to 3-47	

LLO bit	\mathbf{M}
Address Status Register (ADSR), 3-12 determining state of RL1 function, 5-19 LLOC bit	MA bit, Interrupt Status Register 1 (ISR1), 3-42 to 3-43 MA IE bit, Interrupt Mask Register 1 (IMR1), 3-42 to 3-43
LLOC bit effect on RL1 function, 5-18 Interrupt Status Register 2 (ISR2), 3-46 LLOC IE bit, Interrupt Mask Register 2 (IMR2), 3-46 Local Unlisten (lun) command, 4-23 logical devices, addressing. See GPIB addressing. LOK bit, Interrupt Status Register 2 (ISR2), 4-55 LOKC bit, Interrupt Status Register 2 (ISR2), 4-56 LOKC IE bit, Interrupt Mask Register 2 (IMR2), 4-56 ~lon (Clear Listen Only) command, 3-20 lon (Set Listen Only) command, 3-20 LPAS bit Address Status Register (ADSR), 3-12, 4-11 implementing logical devices, 5-4 ltn (Listen) command, 4-21 lun (Local Unlisten) command, 4-23 lut (Untalk) command, 4-19 LWC bit, Accessory Register B (ACCRB), 3-6	(IMR1), 3-42 to 3-43 MAC bit, Interrupt Status Register 0 (ISR0), 3-38 MAC IE bit, Interrupt Mask Register 0 (IMR0), 3-38 manual. See documentation. MAV (Message Available) bit, B-23 messages, GPIB. See also GPIB data messages. data messages compared with command messages, B-17 format of address command messages, B-17 mnemonics key, E-1 to E-11 multiline interface command messages, D-1 to D-3 sending remote multiline messages, 6-5 unaddressing command messages, B-19 MICR bit Internal Count Register 2 (ICR2), 4-43 setting clock frequency, 5-2 MJMN bit, Address Status Register (ADSR), 4-12 mnemonics key, E-1 to E-11 MSS (Master Summary Status) bit, B-23 multiline messages mnemonics and definitions, D-1 to D-3
	reading, B-19 sending, 6-6

N	New Byte Available False
NAT9914 Controller chip. See also 7210-mode interface registers; 9914-mode interface registers. block diagram, 2-2 compatibility with NEC µPD7210 and TI TMS9914A chips, 1-1 components, 2-1 CPU interface capabilities, 1-3 definition, 1-1 GPIB features, 1-3 IEEE 488 interface capabilities (table), 1-1 to 1-2 implementation block diagram, 1-4 purpose, 1-1 transceiver requirements, 1-4 typical system interface, 1-4 NAT9914 data bus, 7-3 nba bit Interrupt Status Register 0 (ISR0), 4-44 Interrupt Status Register 2 (ISR2), 3-44 Source/Acceptor Status Register (SASR), 4-59 nbaf (New Byte Available False) command Auxiliary Command Register (AUXCR), 3-19 Auxiliary Mode Register (AUXMR), 4-20 clearing CDOR, 5-7 sending GPIB data messages, 5-10 NDAC bit, Bus Control Register (BCR)/ Bus Status Register (BSR), 3-27, 4-36	(nbaf) command Auxiliary Command Register (AUXCR), 3-19 Auxiliary Mode Register (AUXMR), 4-20 NL bit Interrupt Status Register 0 (ISR0), 4-45 Interrupt Status Register 2 (ISR2), 3-45 NLEN bit Interrupt Mask Register 0 (IMR0), 4-46 Interrupt Mask Register 2 (IMR2), 3-46 Nonvalid Secondary Command Or Address (nonvalid) command, AUXMR, 4-19, 5-6 normal addressing. See GPIB addressing Not Data Accepted (NDAC) line GPIB, B-12 Not Ready For Data (NRFD) line, GPIB, B-11 NRFD bit, Bus Control Register (BCR)/ Bus Status Register (BSR), 3-27, 4-36 NTNL bit, Auxiliary Register G (AUXRG), 4-32 to 4-33 P P[3-1] bit, Parallel Poll Register (PPR), 4-58 Page-In Accessory Register (piaccr) command, 3-26 Page-In Additional Registers (page-in) command, 4-24
	· · · · · · · · · · · · · · · · · · ·

Page-In Bus Register (pibcr)	Pass Through Next Secondary (pts)
command, 3-25	command, 3-22
Page-In End-of-String Registers (pieosr)	PEND bit
command, 3-26	responding to serial polls, 5-17
Page-In Interrupt Mask Register 2	Serial Poll Mode Register
(piimr2) command, 3-25	(SPMR), 4-62
Page-In state	Serial Poll Status Register
7210 mode interface registers, 4-3	(SPSR), 3-50
9914 mode, 3-3	physical specifications, GPIB, B-13
how to page-in, 4-3	to B-14
Parallel Poll Register (PPR)	piaccr (Page-In Accessory Register)
7210 mode, 4-57 to 4-58	command, 3-26
9914 mode, 3-48	pibcr (Page-In Bus Register)
parallel polling	command, 3-25
configuring initial parallel poll	pieosr (Page-In End-of-String Registers)
response, 5-2	command, 3-26
determining value of PPR	piimr2 (Page-In Interrupt Mask
message, B-26	Register 2) command, 3-25
example exchange of messages	pin descriptions
(illustration), B-25	CPU register control pins, 7-2 to 7-3
GPIB controller, 6-5 to 6-7	CE* and CPU address bus, 7-2
configuring devices for parallel	DBIN/WE*, 7-2
polls, 6-6, B-26	NAT9914 data bus, 7-3
parallel polls, 6-7	DMA pins
overview, B-25	ACCGR*, 7-3
PPE message	ACCRQ*, 7-3
determining, B-27	GPIB data bus pins, 7-2
physical representation, B-27	GPIB signal pins, 7-2
requesting service	GPIB transceiver controls
asserting SRQ signal, 5-16	CONT*, 7-1
IEEE 488.2 service	TE, 7-1
requesting, 5-16	other pins
TMS9914A-style service	CLK, 7-4 to 7-5
requesting, 5-16 to 5-17	INT*, 7-3
responding to parallel polls, 5-17	RESET*, 7-4
disabling response, 5-18	TR, 7-3 to 7-4
local configuration, 5-17	polling. See parallel polling;
remote configuration, 5-18	serial polling.

byte, 5-11 receiving END or EOS, 5-10 REN signal, asserting and unasserting, 6-2	pon (Immediate Execute Power-On) command, 4-17 pon message asserting, 5-1 clearing, 5-3 PP1 bit Accessory Register I (ACCRI), 3-10 disabling response to parallel polling, 5-18 enabling automatic remote configuration, 5-18 PP2 bit, Auxiliary Register I (AUXRI), 4-34 PP8-PP1 bits, Parallel Poll Register (PPR), 3-48 PPE message determining, B-27 physical representation, B-27 PPR (Parallel Poll Register) 7210 mode, 4-57 to 4-58 9914 mode, 3-48 PPR message, determining, B-26 primary address, GPIB, B-17 programming considerations. See software considerations. pts (Pass Through Next Secondary) command, 3-22 R rdy message, generating. See GPIB rdy message and RFD holdoffs. receiving GPIB data messages basic flow, 5-10 performing RFD holdoff on last data	register bit descriptions. See bit descriptions. registers. See 7210-mode interface registers; 9914-mode interface registers. Release Control Command (rlc) Auxiliary Command Register (AUXCR), 3-22 Auxiliary Mode Register (AUXMR), 4-19 Release DAC Holdoff (nonvalid) command, 3-18 Release DAC Holdoff (valid) command, 3-18 Release RFD Holdoff (rhdf) command, 3-18 REM bit Address Status Register (ADSR), 3-12 Interrupt Status Register 2 (ISR2), 4-55 REMC bit, Interrupt Status Register 2 (ISR2), 4-56 REMC IE bit, Interrupt Mask Register 2 (IMR2), 4-56 remote configuration enabling automatic remote configuration, 5-18 program-assisted, 5-18 Remote Enable (REN) line, GPIB, B-10 remote multiline messages. See multiline messages. remote/local state considerations, 5-19 REN bit, Bus Control Register (BCR)/ Bus Status Register (BSR), 3-27, 4-36 REN (Remote Enable) line, GPIB, B-10
	receiving GPIB data messages basic flow, 5-10 performing RFD holdoff on last data byte, 5-11	REN bit, Bus Control Register (BCR)/ Bus Status Register (BSR), 3-27, 4-36 REN (Remote Enable) line, GPIB, B-10 REN signal, asserting and

REOS bit	RFD Holdoff On All Data
Accessory Register A (ACCRA), 3-5	(hlda), 5-13
Auxiliary Register A	RFD Holdoff on END
(AUXRA), 4-26	(hlde), 5-13
reqf (Request rsv False) command	performing on last data byte, 5-10
Auxiliary Command Register	rhdf (Finish Handshake) command, 4-18
(AUXCR), 3-24	rhdf (Release RFD Holdoff)
Auxiliary Mode Register	command, 3-18
(AUXMR), 4-22	rlc (Release Control Command), 4-19
reqt (Request rsv True) command	RLC bit
Auxiliary Command Register	effect on RL1 function, 5-19
(AUXCR), 3-24	Interrupt Status Register 0
Auxiliary Mode Register	(ISR0), 3-37
(AUXMR), 4-22	rlc (Release Control) command, 3-22
Request Control Command (rqc)	RLC IE bit, Interrupt Mask Register 0
Auxiliary Command Register	(IMR0), 3-37
(AUXCR), 3-22	~rpp (Clear Request Parallel Poll)
Auxiliary Mode Register	command, 3-21
(AUXMR), 4-19	rpp (Set Request Parallel Poll)
Request rsv False (reqf) command	command, 3-21
Auxiliary Command Register	rpp1 (Execute Parallel Poll)
(AUXCR), 3-24	command, 4-23
Auxiliary Mode Register	RPP2 bit, Auxiliary Register G
(AUXMR), 4-22	(AUXRG), 4-33
Request rsv True (reqt) command	rqc (Request Control Command)
Auxiliary Command Register	Auxiliary Command Register
(AUXCR), 3-24	(AUXCR), 3-22
Auxiliary Mode Register	Auxiliary Mode Register
(AUXMR), 4-22	(AUXMR), 4-19
RESET* signal, 7-4	RQS bit, B-23
RFD holdoff	~rsc (Disable System Control)
GPIB rdy message and RFD	command, 4-21
holdoffs, 5-12 to 5-14	~rsv2 (Clear Request Service
choosing data-receiving	bit 2) command
mode, 5-14	purpose, 3-23
data-receiving modes, 5-13	setting and clearing rsv2 signal, 5-16
to 5-14	
generating rdy message, 5-13	

rsv2 (Set Request Service bit 2) command	T1 delay generation
purpose, 3-23	7210 mode, 5-9
setting and clearing rsv2 signal, 5-16	9914 mode, 5-9
rsv/RQS bit, Serial Poll Mode Register	HSTS definition, 5-8
(SPMR), 3-50, 4-62	IEEE 488.1 standard
rtl (Clear Or Pulse Return To Local)	requirements, 5-8
command, 4-19	using nbaf, 5-10
~rtl (Clear Return to Local)	Serial Poll Mode Register (SPMR)
command, 3-19	7210 mode, 4-61
rtl (Set Return To Local) command	9914 mode, 3-48 to 3-50
Auxiliary Command Register	serial polling
(AUXCR), 3-19	conducting for Controller in
Auxiliary Mode Register	Charge, 6-7
(AUXMR), 4-19	events during serial poll
	(illustration), B-22
S	GPIB controller, 6-6 to 6-8
	configuring devices for parallel
S bit, Parallel Poll Register (PPR), 4-58	polls, 6-7
S[6-1] bits, Serial Poll Mode Register	serial polls, 6-7
(SPMR)/Serial Poll Status Register	requesting service
(SPSR), 3-49, 4-61	asserting SRQ signal, 5-16
S8 bit, Serial Poll Mode Register	IEEE 488.2 service
(SPMR)/Serial Poll Status Register	requesting, 5-16
(SPSR), 3-48, 4-61	TMS9914A-style service
SASR (Source/Acceptor Status Register),	requesting, 5-16
4-59 to 4-60	responding to serial polls, 5-16
SCPI. See Standard Commands for	to 5-17
Programmable Instrumentation (SCPI).	serial polling devices, B-21 to B-22
secondary addressing, GPIB, B-19	servicing SRQs, B-21
Send EOI (seoi) command	status byte model
Auxiliary Mode Register	IEEE 488.1, B-23
(AUXMR), 4-19	IEEE 488.2, B-23 to B-24
sending GPIB data messages, 5-7	writing initial serial poll
Send EOI With The Next Byte (feoi)	response, 5-2
command, AUXCR, 3-20	Service Request Enable Register (SRE),
sending GPIB data messages	B-23, B-24
basic flow, 5-6 to 5-7	Service Request (SRQ) line, GPIB, B-11
sending EOI or EOS, 5-7	

Set Disable IMR2, IMR1, and IMR0	Set Very Short T1 Delay (vstdl)
Interrupts (dai) command, 3-22	command, 3-23
Set Force Group Execute Trigger (fget)	SH1A, SH1B bits, Source/Acceptor
command, 3-19	Status Register (SASR), 4-60
Set Holdoff On All Data (hdfa)	~shdw (Clear Shadow Handshaking)
command, 3-18	command, 3-23
Set Holdoff On END Only (hdfe)	shdw (Set Shadow Handshaking)
command, 3-19	command, 3-23
Set IFC (sic & rsc) command, 4-23	shdw signal, 5-14
Set Listen Only (lon) command, 3-20	~sic & rsc (Clear IFC) command, 4-21
Set Parallel Poll Flag (ist) command	sic & rsc (Set IFC) command, 4-23
Auxiliary Command Register	~sic (Clear Send Interface Clear)
(AUXCR), 3-25	command, 3-21
Auxiliary Mode Register	sic (Set Send Interface Clear)
(AUXMR), 4-17	command, 3-21
Set REN (sre & rsc) command, 4-23	signals and lines, GPIB, B-7
Set Request Parallel Poll (rpp)	SISB bit, Auxiliary Register I (AUXRI)
command, 3-21	clear conditions (table), 4-35
Set Request Service bit 2 (rsv2)	description, 4-34 to 4-35
command, 3-23	SLOW bit, Internal Count Register 2
Set Return To Local (rtl) command	(ICR2), 4-43
Auxiliary Command Register	software considerations. See also GPIB
(AUXCR), 3-19	Controller; System Controller.
Auxiliary Mode Register	acceptor handshake (AH) holdoffs
(AUXMR), 4-19	DAC holdoffs, 5-15
Set Send Interface Clear (sic)	GPIB rdy message and RFD
command, 3-21	holdoffs, 5-12 to 5-14
Set Send Remote Enable (sre)	chip initialization sequence
command, 3-21	asserting local pon message, 5-1
Set Shadow Handshaking (shdw)	clearing local pon message, 5-2
command, 3-23	configuring chip for GPIB
Set Short T1 Delay (stdl) command, 3-22	operation, 5-2
Set Software Reset (swrst)	enabling interrupts, 5-3
command, 3-18	placing NAT9914 in 9914
Set SYNC command, Auxiliary Mode	mode, 5-1
Register (AUXMR), 4-25	setting clock frequency, 5-1
Set Talk Only (ton) command, 3-20	to 5-2
	device clearing, 5-20
	uevice clearing, 3-20

device status reporting (polling)	HSTS definition, 5-8
requesting service, 5-16 to 5-17	IEEE 488.1 standard
responding to parallel polls, 5-17	requirements, 5-8
responding to serial polls, 5-17	using nbaf, 5-10
device triggering, 5-19 to 5-20	Source Handshake T1 delay. See T1
DMA and the ACCRQ* pin	delay generation.
ACCRQ* pin behavior	Source/Acceptor Status Register
(table), 5-11	(SASR), 4-59 to 4-60
disabling ACCRQ*, 5-11	SPAS bit, Interrupt Status Register 0
DMA reads, 5-12	(ISR0), 3-37
DMA writes, 5-12	SPAS IE bit, Interrupt Mask Register 0
generating hardware interrupts, 5-19	(IMR0), 3-37
GPIB addressing	SPEOI bit
implementing one logical device	Accessory Register B (ACCRB), 3-7
extended addressing, 5-4	Auxiliary Register B
normal addressing, 5-4	(AUXRB), 4-29
implementing two or more	responding to serial polls, 5-17
logical devices	SPMR (Serial Poll Mode Register)
extended addressing, 5-5	7210 mode, 4-61
to 5-6	9914 mode, 3-48 to 3-50
normal addressing, 5-5	SPMR[6] signal, 5-16
logical and physical devices, 5-3	SPMS bit, Address Status Register
normal and extended	(ADSR), 4-10
addressing, 5-3	SPSR (Serial Poll Status Register), 3-49
using edpa bit, 5-6	to 3-50
receiving GPIB data messages	SRE (Service Request Enable Register),
basic flow, 5-10	B-23, B-24
performing RFD holdoff on last	~sre & rsc (Clear REN) command, 4-21
data byte, 5-11	sre & rsc (Set REN) command, 4-23
receiving END or EOS, 5-10	~sre (Clear Send Remote Enable)
remote/local state	command, 3-21
considerations, 5-19	sre (Set Send Remote Enable)
sending GPIB data messages	command, 3-21
basic flow, 5-6 to 5-7	SRQ bit
sending EOI or EOS, 5-7	Bus Control Register (BCR)/Bus
T1 delay generation	Status Register (BSR), 3-27, 4-36
7210 mode, 5-9	Interrupt Status Register 1
9914 mode, 5-9	(ISR1), 3-43

SRQ IE bit, Interrupt Mask Register 1	Standby Controller State
(IMR1), 3-43	changing states, 6-4 to 6-5
SRQ (Service Request) line, GPIB, B-11	definition, 6-3
SRQ signal, asserting, 5-16	STBO bit
SRQI bit, Interrupt Status Register 2	Interrupt Status Register 0
(ISR2), 4-54	(ISR0), 4-45
SRQI IE bit, Interrupt Mask Register 2	Interrupt Status Register 2
(IMR2), 4-54	(ISR2), 3-45
Standard Commands for Programmable	responding to serial polls, 5-17
Instrumentation (SCPI)	STBO IE bit
history, B-1, C-1	Interrupt Mask Register 0
IEEE 488.2 command commands	(IMR0), 4-45
required by SCPI, C-2	Interrupt Mask Register 2
optional commands, C-3	(IMR2), 3-45
programming with SCPI, C-4 to C-7	responding to serial polls, 5-17
constructing commands using	~stdl (Clear Short T1 Delay)
hierarchical command	command, 3-23
structure, C-5 to C-6	stdl (Set Short T1 Delay) command, 3-23
parsing commands, C-7	sw7210 (Switch To 7210
partial command categories	Mode) command
(illustration), C-4	definition, 3-23
partial command tree	placing NAT9914 in 7210 mode, 5-1
SENSe command	sw9914 (Switch To 9914A
subsystem	Mode) command
(illustration), C-5	Auxiliary Mode Register
SOURce command	(AUXMR), 4-21
subsystem	placing NAT9914 in 9914 mode, 5-1
(illustration), C-6	~swrst (Clear Software Reset)
TRIGger command	command, 3-18
subsystem	swrst (Set Software Reset)
(illustration), C-6	command, 3-18
simple command tree for SENSe	SYNC bit, Interrupt Status Register 0
command subsystem	(ISR0), 4-47
(illustration), C-4	SYNC IE bit, Interrupt Mask Register 0
required commands, C-3	(IMR0), 4-47
specification, B-3 to B-4	
standards. See IEEE 488.1 standard;	
IEEE 488.2 standard.	

T1 delay generation 7210 mode, 5-9 9914 mode, 5-9 effect on transfer rate, A-1 HSTS definition, 5-8 IEEE 488.1 standard requirements, 5-8 setting GPIB handshake parameters, 5-2 using nbaf, 5-10 Asynchronously) command Auxiliary Command Register (AUXMR), 4-20 tcs (Take Control Synchronously) command Auxiliary Command Register (AUXCR), 3-20 Auxiliary Mode Register (AUXMR), 4-21 tcse (Take Control Synchronously)
7210 mode, 5-9 9914 mode, 5-9 effect on transfer rate, A-1 HSTS definition, 5-8 IEEE 488.1 standard requirements, 5-8 setting GPIB handshake parameters, 5-2 using nbaf, 5-10 Auxiliary Mode Register (AUXMR), 4-20 tcs (Take Control Synchronously) command Auxiliary Command Register (AUXCR), 3-20 Auxiliary Mode Register (AUXMR), 4-21 tcse (Take Control Synchronously)
9914 mode, 5-9 effect on transfer rate, A-1 HSTS definition, 5-8 IEEE 488.1 standard requirements, 5-8 setting GPIB handshake parameters, 5-2 using nbaf, 5-10 (AUXMR), 4-20 tcs (Take Control Synchronously) command Auxiliary Command Register (AUXCR), 3-20 Auxiliary Mode Register (AUXMR), 4-21 tcse (Take Control Synchronously)
effect on transfer rate, A-1 HSTS definition, 5-8 IEEE 488.1 standard requirements, 5-8 setting GPIB handshake parameters, 5-2 using nbaf, 5-10 tcs (Take Control Synchronously) command Auxiliary Command Register (AUXCR), 3-20 Auxiliary Mode Register (AUXMR), 4-21 tcse (Take Control Synchronously)
HSTS definition, 5-8 IEEE 488.1 standard requirements, 5-8 setting GPIB handshake parameters, 5-2 using nbaf, 5-10 Synchronously) command Auxiliary Command Register (AUXCR), 3-20 Auxiliary Mode Register (AUXMR), 4-21 tcse (Take Control Synchronously)
IEEE 488.1 standard requirements, 5-8 setting GPIB handshake parameters, 5-2 using nbaf, 5-10 Auxiliary Command Register (AUXCR), 3-20 Auxiliary Mode Register (AUXMR), 4-21 tcse (Take Control Synchronously)
requirements, 5-8 setting GPIB handshake parameters, 5-2 using nbaf, 5-10 Auxiliary Command Register (AUXCR), 3-20 Auxiliary Mode Register (AUXMR), 4-21 tcse (Take Control Synchronously)
setting GPIB handshake parameters, 5-2 using nbaf, 5-10 Auxiliary Mode Register (AUXMR), 4-21 tcse (Take Control Synchronously)
parameters, 5-2 (AUXMR), 4-21 using nbaf, 5-10 tcse (Take Control Synchronously)
using nbaf, 5-10 tcse (Take Control Synchronously)
tese (Take Collifor Sylicinollously)
TA bit command, 4-22
Address Status Register TE pin, 7-1
(ADSR),3-13, 4-11 to 4-12 technical support, F-1
setting when NAT9914 is Addressed termination methods, GPIB, B-19 to B-2
Talker, 5-4 combination of methods, B-21
Take Control Asynchronously count method, B-20 to B-21
(tca) command EOI method, B-20
Auxiliary Command Register EOS method, B-20
(AUXCR), 3-20 three-wire handshake process
Auxiliary Mode Register description, B-13
(AUXMR), 4-20 illustration, B-12
Take Control Synchronously TMS9914A-style service
(tcs) command requesting, 5-16
Auxiliary Command Register ~ton (Clear Talk Only) command, 3-20
(AUXCR), 3-20 ton (Set Talk Only) command, 3-20, 5-6
Auxiliary Mode Register TPAS bit, Address Status Register
(AUXMR), 4-21 (ADSR), 3-13, 4-11
Take Control Synchronously On END implementing logical devices, 5-4 (tsce) command, 4-22 TR pin, 7-4

transceivers. *See* GPIB transceivers. TRI bit, Auxiliary Register B (AUXRB), 4-28
Trigger (trig) command, 4-18
triggering devices, 5-19 to 5-20, B-28
TRM[1-0] bits, Address Mode Register (ADMR), 7210 mode, 4-6

U

U bit, Parallel Poll Register (PPR), 4-57 ulpa bit Address Status Register (ADSR), 3-14 ignoring least significant bit, 5-6 UNC bit, Interrupt Status Register 1 (ISR1), 3-40 to 3-41

UNC IE bit, Interrupt Mask Register 1 (IMR1), 3-40 to 3-41 Untalk (lut) command, 4-19

USTD bit
Accessory Register I (ACCRI), 3-10
Auxiliary Register I (AUXRI), 4-34
setting Source Handshake T1
delay, 5-2

\mathbf{V}

V[3-0] bits, Version Status Register (VSR), 4-63
Valid Secondary Command Or Address (valid) command, 4-20
Version Status Register (VSR), 4-63
~vstdl (Clear Very Short T1 Delay) command, 3-23
vstdl (Set Very Short T1 Delay) command, 3-23

\mathbf{W}

WE* pin, 7-2

\mathbf{X}

X bit, Address Register 0 (ADR0), 4-8 XEOS bit

Accessory Register A (ACCRA), 3-5 Auxiliary Register A (AUXRA), 4-26 sending GPIB data messages, 5-7