



Circuit should suit 6502 and 6809 equally



NB it is essential that A15 and A14 are multiplexed into Column address M7 and M0, because these are the address bits that are present in the 64kx4bit chips but not the 16kx4bit chips.



PH2.
PH2 delayed,
Two signals above, XORED,
XORED signal delayed,
Multiplexed address lines,
/CAS signal.

It is possible to use a 6845 to provide interleaved video data access. These are very regular, so they can replace the '393 + '245 tristate refresh row counter. This cunning technique was used by the BBC micro.

This is a quick sketch,
not a fully checked diagram!!!

Title		
Versatile DRAM for the 6502		
Size	Document Number	Rev
A3	K1001	1.0
Date:	Monday, March 15, 2004	Sheet 1 of 1