



AB-35

**APPLICATION
BRIEF**

**DRAM Refresh/Control with
the 80186/80188**

STEVE FARRER
APPLICATIONS ENGINEER

August 1990



Order Number: 270524-002

Information in this document is provided in connection with Intel products. Intel assumes no liability whatsoever, including infringement of any patent or copyright, for sale and use of Intel products except as provided in Intel's Terms and Conditions of Sale for such products.

Intel retains the right to make changes to these specifications at any time, without notice. Microcomputer Products may have minor variations to this specification known as errata.

*Other brands and names are the property of their respective owners.

†Since publication of documents referenced in this document, registration of the Pentium, OverDrive and iCOMP trademarks has been issued to Intel Corporation.

Contact your local Intel sales office or your distributor to obtain the latest specifications before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation
P.O. Box 7641
Mt. Prospect, IL 60056-7641
or call 1-800-879-4683

**DRAM REFRESH/
CONTROL WITH THE
80186/80188**

CONTENTS	PAGE
THEORY OF OPERATION	1
READY LOGIC WITH MEMORY	1
BUS OVERHEAD	1
DMA OPERATION	1
TIMER OPERATION	3
EXAMPLE 1: DRAM CONTROL WITH A DELAY LINE	4
EXAMPLE 2: DRAM CONTROL WITH A PAL*	5
TIMING EQUATIONS	7



In many low-cost 80186/80188 designs, dynamic memory offers an excellent cost/performance advantage. However, DRAM interfacing is often complicated by the need to perform memory refreshing. This application brief describes how to use the Timer and DMA functionality of the 80186/80188 to perform memory refresh.

THEORY OF OPERATION

Dynamic RAM refreshing is accomplished by strobing a ROW address to every ROW of the DRAM within a given period of time. One way to do this is to perform periodic sequential reads to the DRAM using a DMA controller and a Timer. This can be achieved with the 80186/188 by Programming Timer 2 and one of the DMA channels such that the timer generated one DMA cycle approximately every 15 micro-seconds. Please note that this is a single row refresh method and not a burst refresh. Single row refreshing reduces the bus overhead considerably when compared to burst refreshing.

The control logic of the DRAM is such that a RAS (row address strobe) occurs on every memory read, regardless of the address. This is necessary because the DMA channel is cycling through the entire 1 MByte address space and the address of the refresh cycle does not always fall within the range of the DRAM bank.

Although the address may be outside the DRAM range, the lower address bits continue to change and roll over to provide the row address.

READY LOGIC WITH MEMORY

Since the DMA controller is cycling through the entire 1 MByte address space, care must be taken to ensure that a READY signal is available for all addresses. One way to do this is to use only the internal wait state generator for memory areas and to strap the SRDY and ARDY pins HIGH. Whenever a refresh cycle occurs outside of a predefined internal wait state area, the external ready pins, which are active HIGH, will complete the bus cycle.

If it is necessary to use the external ready signals for certain memory regions, then it will be necessary to add logic which will generate a ready signal whenever the address of a refresh cycle falls where there is no memory. This can easily be accomplished by either decoding a couple of high order address lines, or by AND-ing

all the chip selects so that READY goes active whenever all the memory chip selects are inactive (i.e. the cycle is not in a valid memory region).

BUS OVERHEAD

The absolute maximum overhead can be calculated at a given speed by taking the number of refresh cycles divided by the total number of bus cycles for a given period of time. At 8 MHz these values can be calculated as follows:

$$\frac{2 \text{ bus cycles}}{15.2 \mu\text{s}/500 \text{ ns}} \times 100 = 6.6\% \text{ maximum overhead}$$

In reality, the bus overhead associated with the DMA cycles is much lower due to the instruction prefetch queue. When a DMA cycle is requested by the timer for a refresh cycle, the Bus Interface Unit honors the request on the next bus cycle boundary (with the exception of LOCKed bus cycles and odd aligned accesses). Typically this time is idle time on the bus and the impact on the overall performance is extremely small. The following table shows more realistic data which was acquired by running 6 different benchmarks with and without the DMA channel enabled to provide refresh every 15.2μs.

BENCHMARK RESULTS @ 8 MHz

	Minimum	Maximum	Average
80186	1.3%	5.9%	2.5%
80188	2.4%	6.5%	3.4%

The programs which showed the highest bus overhead tended to be very bus intensive. Also note that at faster frequencies the bus overhead becomes even less.

DMA OPERATION

The DMA controller is programmed to be source synchronized with the TC (transfer count) bit cleared. This ensures that the DMA controller never reaches a final count. The source pointer continues to increment through memory on every cycle. When FFFFH is reached, the address rolls over to 0000H

The programming values for the DMA registers are shown in Figure 1. The source pointer may be initialized to any location since the starting location of the refresh is arbitrary.



The value of the Transfer Count register is also arbitrary since the TC bit is not set. The DMA channel will continue to run cycles upon request from Timer 2 even after the Transfer Count register has reached zero. Once zero is reached, the Transfer Count register will roll over to FFFFH and continue to count down.

The destination pointer may be set to any available memory or I/O location. This pointer must be set so that it neither increments nor decrements. Otherwise, the address of the deposit cycle would cycle through memory or I/O doing writes which could possibly be destructive. Thus the INC and DEC bits of the control register should be cleared.




Figure 1. DMA Registers

TIMER OPERATION

Timer 2 must be programmed to generate a DMA request every time a row must be refreshed. Since we are not using a burst refresh, the refresh time is divided up evenly among the number of rows. For a 2 ms refresh DRAM with 128 rows, the time between rows equals 15.62 microseconds.

When setting the count value of the timer, keep in mind the timer clock is operating at one-fourth the CPU clock frequency. Thus, the equation for setting the timer count is:

$$\frac{(\text{CPU CLOUT FREQ}) \times (\text{Time Between ROWS})}{4} = \text{COUNT_VALUE (decimal)}$$

For an 8 MHz clock, programming the Maximum Count Register to 1EH provides a 15.2 μs refresh. This programming is indicated in Figure 2.




Figure 2. Timer 2 Registers Programmed for a 15.2 μs Refresh at 8 MHz

**EXAMPLE 2:
DRAM CONTROL WITH A PAL ***

This design uses a PAL to generate all the control logic for the DRAM array. Internal feedback is used on the signals to control the timing and states of the \overline{RAS} , \overline{MUX} and \overline{CAS} signals.

This design uses 256k X 4 DRAMs. With minor changes to the PAL equations this design could just as easily make use of 64k X 1, 64k X 4, or 256k X 1 DRAMs.

The \overline{RAS} signal is generated off \overline{ALE} going LOW, bus cycle status active, and $\overline{PRE_RAS}$ being active. The $\overline{PRE_RAS}$ signal is necessary to ensure that a \overline{RAS} is not accidentally generated when S2-S0 are becoming valid and \overline{ALE} has not yet gone HIGH in T4 phase 2. $\overline{PRE_RAS}$ does not go active until \overline{ALE} has gone HIGH.

\overline{RAS} is initiated for every memory read and write regardless of the bus cycle address. This ensures a row

refresh when the refresh address falls outside of the DRAM bank and also a refresh to both banks simultaneously so that the frequency of the refresh can be set for the number of rows in one bank of DRAM.

The \overline{UCS} (Upper Chip Select) from the 80186/188 is used to disable DRAM signals when the processor is attempting to access upper memory control ROM. Thus the portion of memory used by the \overline{UCS} (maximum 256k) is unavailable in the upper DRAM. However, the \overline{RAS} signal must still be allowed during \overline{UCS} access to ensure refreshing when the DMA refresh cycle occurs in the \overline{UCS} region.

\overline{MUX} is generated off T2 phase 1 and \overline{RAS} active. \overline{MUX} will remain low until the current \overline{RAS} signal goes inactive during T3 phase 2.

$\overline{CAS0}$ and $\overline{CAS1}$ are generated off \overline{MUX} being active and T2 phase 2 of the bus cycle. \overline{CAS} goes inactive at the start of T4 phase 2.




Figure 4. Using a PAL for DRAM Control

*PAL is a registered trademark of Monolithic Memories.




Figure 5. Timing Diagram for PAL DRAM Controller

PAL EQUATIONS FOR 80186 SYSTEM

$\overline{\text{PRE_RAS}}$	=	$\text{ALE} * \text{S2} * \overline{\text{S1}} * \overline{\text{S0}} +$ $\text{ALE} * \text{S2} * \overline{\text{S1}} * \text{S0} +$ $\text{ALE} * \text{S2} * \text{S1} * \overline{\text{S0}} +$ $\overline{\text{PRE_RAS}} * \text{S2} * \overline{\text{S1}} * \overline{\text{S0}} +$ $\overline{\text{PRE_RAS}} * \text{S2} * \overline{\text{S1}} * \text{S0} +$ $\overline{\text{PRE_RAS}} * \text{S2} * \text{S1} * \overline{\text{S0}}$;INSTRUCTION FETCH ;READ DATA/REFRESH ;WRITE DATA ;KEEP PRE_RAS VALID ; WHILE STATUS ;IS VALID
$\overline{\text{RAS}}$	=	$\overline{\text{PRE_RAS}} * \text{ALE} * \text{S2} * \overline{\text{S1}} * \overline{\text{S0}} +$ $\overline{\text{PRE_RAS}} * \text{ALE} * \text{S2} * \overline{\text{S1}} * \text{S0} +$ $\overline{\text{PRE_RAS}} * \text{ALE} * \text{S2} * \text{S1} * \overline{\text{S0}} +$ $\text{RAS} * \text{CLK}$;INSTRUCTION FETCH ;READ DATA/REFRESH ;WRITE DATA ;KEEP ACTIVE DURING T3A
$\overline{\text{MUX}}$	=	$\overline{\text{RAS}} * \text{CLK} +$ $\text{RAS} * \text{MUX}$	
$\overline{\text{CAS0}}$	=	$\overline{\text{A19}} * \overline{\text{MUX}} * \text{CLK} * \overline{\text{RAS}} +$ $\overline{\text{CAS0}} * \overline{\text{RD}} +$ $\overline{\text{CAS0}} * \overline{\text{WR}} +$ $\overline{\text{CAS0}} * \overline{\text{CLK}}$	
$\overline{\text{CAS1}}$	=	$\overline{\text{A19}} * \overline{\text{UCS}} * \overline{\text{MUX}} * \text{CLK} * \overline{\text{RAS}} +$ $\overline{\text{CAS1}} * \overline{\text{RD}} +$ $\overline{\text{CAS1}} * \overline{\text{WR}} +$ $\overline{\text{CAS1}} * \overline{\text{CLK}}$	
$\overline{\text{WEL}}$	=	$\overline{\text{WR}} * \overline{\text{AO}}$	
$\overline{\text{WEH}}$	=	$\overline{\text{WR}} * \overline{\text{BHE}}$	

TIMING EQUATIONS

	8 MHz	10 MHz
TCLAV	55	50
TCHLH	35	30
TCHLL	35	30
TCHSV	55	45
TCLSH	65	50
TCLRL/TCVCTV	70	56
TCLRH	55	44
TDVCL	20	15

The following equations are with reference to given clock edge. The edge in reference is indicated by the first element in the equation: T3 ↑ = rising edge of T3 clock ↓ T1 = falling edge of T1 clock.

DELAY 1 =	T1 ↑ + TCHLL + (PAL DELAY)
DELAY 2 =	↓ T2 + (PAL DELAY)
DELAY 3 =	T2 ↑ + (PAL DELAY)
DELAY 4 =	↓ T1 + (PAL DELAY)
DELAY 5 =	↓ T3 + TCLSH + (PAL DELAY)
DELAY 6 =	↓ T1 + TCLAV + (MUX DELAY)
DELAY 7 =	↓ T2 + DELAY 2 + (MUX DELAY)

ACCESS TIME FROM $\overline{\text{RAS}}$ = 2.5 (TCLCL) - DELAY 1 - TDVCL
 ACCESS TIME FROM $\overline{\text{CAS}}$ = 1.5 (TCLCL) - DELAY 3 - TDVCL