

Data sheet acquired from Harris Semiconductor SCHS023B – Revised February 2003

# **CMOS** Dual 'D'-Type Flip-Flop

High-Voltage Types (20-Volt Rating)

■ CD40138 consists of two identical, independent data-type flip-flops. Each flipflop has independent data, set, reset, and clock inputs and Q and Q outputs. These devices can be used for shift register applications, and, by connecting Q output to the data input, for counter and toggle applications. The logic level present at the D input is transferred to the Q output during the positive-going transition of the clock pulse. Setting or resetting is independent of the clock and is accomplished by a high level on the set or reset line, respectively.

The CD4013B types are supplied in 14-lead hermetic dual-in-line ceramic packages (F3A suffix), 14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline packages (M, M96, and NSR suffixes), and 14-lead thin shrink small-outline packages (PW and PWR suffixes).

RECOMMENDED OPERATING CONDITIONS


# CD4013B Types

#### Features:

- Set-Reset capability
- Static flip-flop operation retains state indefinitely with clock level either "high" or "low"
- Medium-speed operation 16 MHz (typ.) clock toggle rate at 10V
- Standardized symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package temperature range): 1 V at V<sub>DD</sub>=5 V 2 V at V<sub>DD</sub>=10 V
- 2.5 V at V<sub>DD</sub>=15 V ■ 5-V, 10-V; and 15-W parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

#### Applications:

Registers, counters, control circuits






Fig. 1 — Typical output low (sink) current characteristics.

# DRAIN-TO-SOURCE VOLTAGE (VDS)---

At  $T_A = 25^{\circ}$ C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	V <sub>DD</sub>	L	UNITS		
0.11.11.10.110	(V)	MIN.	MAX.		
Supply-Voltage Range (For T <sub>A</sub> = Full Package Temperature Range)	_	3	18	v	
	5	40			
Data Setup Time t <sub>S</sub>	10	20	_	ns	
	15	15	_		
	5	140	-		
Clock Pulse Width tw	10	60	_	ns	
	15	40			
Clock Input Frequency f <sub>CL</sub>	5		3.5		
	10	dc	8	MHz	
	15		12		
0. 15. 6.45.	5		500		
Clock Rise or Fall Time t <sub>r</sub> CL,* t <sub>f</sub> CL	10	-	30	μs	
	15	_	6		
Set or Reset Pulse Width	5	180	_		
	10	80	_	ns	
	15	50	_		

<sup>\*</sup>If more than one unit is cascaded in a parallel clocked operation, trCL should be made less than or equal to the sum of the fixed propagation delay time at 15 pF and the transition time of the output driving stage for the estimated capacitive load.




Fig. 2 - Minimum output low (sink) current characteristics.




Fig. 3 — Typical output high (source) current characteristics.

# CD4013B Types

#### STATIC ELECTRICAL CHARACTERISTICS

CHARAC- TERISTIC	<del></del>	DITION		LIMITS AT INDICATED TEMPERATURES (°C)					UNITS		
12	V <sub>O</sub>	VIN	$V_{DD}$						+25		
	(V)	(V)	(V)	55	<del>-4</del> 0	+85	+125	Min.	Typ.	Max.	
Quiescent	_	0,5	5	1	1	30	30	-	0.02	1	
Device	_	0,10	10	2	2	60	60	_	0.02	2	μΑ
Current	_	0,15	15	4	4	120	120	_	0.02	4	^^
IDD Max.	-	0,20	20	20	20	600	600	_	0.04	20	
Output Low											
(Sink)	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	_	
Current,	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	_	
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	_	mΑ
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	_	I MA
(Source)	2.5	0,5	5	<b>–2</b>	-1.8	-1.3	-1.15	-1.6	-3.2	_	
Current,	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	_	
IOH Min.	13.5	0,15	15	<b>-4.2</b>	-4	-2.8	-2.4	-3.4	-6.8	_	
Output Volt-		0.5	5		0.0	\e				0.05	
age:			10						0	0.05	
Low-Level	_	0,10 0,15	15		0.05 0.05				0	0.05	
VOF Wax		0,15	15		0.0	JO				0.05	l v
Output Volt-								1			
age:	-	0,5	5		4.95			4.95	5		
High-Level,		0,10	10		9.95			9.95	10	_	
V <sub>OH</sub> Min.	_	0,15	15		14.95			14.95	15	-	l
Input Low	0.5,4.5		5	1.5			_	_	1.5		
Voltage,	1,9	1	10		3			_	_	3	]
VIL Max.	1.5,13.5	_	15	4			-	Γ –	4	v	
Input High	0.5,4.5	_	5	3.5			3.5	_	_	ľ	
Voltage,	1,9	-	10	7			7	_	_		
V <sub>IH</sub> Min.	1.5,13.5	-	15	11			11	_	-		
Input Current, I <sub>IN</sub> Max.	_	0,18	18	±0.1	±0.1	±1	±1	_	±10-5	±0.1	μΑ




Fig. 7 - Logic diagram and truth table for CD4013B (one of two identical flip-flops).




Fig. 4 — Minimum output high (source) current characteristics.




Fig. 5 — Typical propagation delay time vs. load capacitance (CLOCK or SET to O,CLOCK or RESET to \(\overline{\Omega}\)).





Fig. 6 — Typical propagation delay time vs. load capacitance (SET to  $\overline{Q}$  or RESET to Q.



SUPPLY VOLTAGE (VOC!—V 92CS-26392RZ

Fig. 8 — Typical maximum clock frequency vs.

supply voltage,

# CD4013B Types

MAXIMUM RATINGS, Absolute-Maximum Values:	
DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to V <sub>SS</sub> Terminal)0.5V to	+20V
INPUT VOLTAGE RANGE, ALL INPUTS0.5V to V <sub>DD</sub> +	+0.5V
DC INPUT CURRENT, ANY ONE INPUT ±	
POWER DISSIPATION PER PACKAGE (PD):	
For T <sub>A</sub> = -55°C to +100°C	OmW
For T <sub>A</sub> = +100°C to +125°C Derate Linearity at 12mW/°C to 20	
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	0mW
OPERATING-TEMPERATURE RANGE (T <sub>A</sub> )55°C to +1	25°C
STORAGE TEMPERATURE RANGE (Tato)65°C to +1	
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 $\pm$ 1/32 inch (1.59 $\pm$ 0.79mm) from case for 10s max	65 <sup>0</sup> C




Fig. 9 — Typical power dissipation vs. frequency.

# TEST CIRCUITS

# **DYNAMIC ELECTRICAL CHARACTERISTICS**

At  $T_A$  = 25° C; input  $t_i, t_i$  = 20 ns,  $C_L$  = 50 pF,  $R_L$  = 20 k $\Omega$ 

CHARACTERISTIC	TEST CONDITIONS					
CHARACTERISTIC	V <sub>DD</sub> (V)	MIN. TYP.		MAX.	UNITS	
Propagation Delay Time:	5		150	300		
Clock to Q or Q Outputs	10	_	65	130	ns	
t <sub>PHL</sub> , t <sub>PLH</sub>	15	_	45	90		
	5		150	300		
Set to Q or Reset to Q tplh	10	-	65	130	ns	
	15	_	45	90		
	5		200	400		
Set to Q or Reset to Q t <sub>PHL</sub>	10	-	85	170	ns	
	15	-	60	120		
	5		100	200		
Transition Time tthi, ttlh	10	_	50	100	ns	
	15	_	40	80		
Maximum Clock Input	5	3.5	7	<u> </u>		
Frequency# fcL	10	8	16	l –	MHz	
	15	12	24	_		
	5		70	140		
Minimum Clock Pulse Width	10	_	30	60	ns	
tw	15	_	20	40		
Minimum Set or Reset Pulse	5		90	180		
Width tw	10		40	80	ns	
	15	_	25	50	, , ,	
	5		20	40		
Minimum Data Setup Time ts	10	_	10	20	ns	
	15	_	7	15	İ	
	5		2	5		
Minimum Data Hold Time t <sub>H</sub>	10	_	2	5	ns	
	15	_	2	5		
Clock Input Rise or Fall Time	5			500		
t,CL, t <sub>f</sub> CL	10	_	–	30	μs	
	15	_	–	6		
Input Capacitance C <sub>IN</sub>	Any Input	_	5	7.5	pF	






Fig. 10 - Quiescent device current.




Fig. 11 - Input voltage.





Fig. 12 - Input current.

# CD4013B Types



TERMINAL ASSIGNMENT





Fig. 13—Dynamic power dissipation test circuit.

#### **DIMENSIONS AND PAD LAYOUT FOR CD4013BH**




Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils  $(10^{-3} \, \text{inch})$ .

# J (R-GDIP-T\*\*)

#### 14 LEADS SHOWN

# **CERAMIC DUAL-IN-LINE**




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, and GDIP1-T20

# N (R-PDIP-T\*\*)

# 16 PINS SHOWN

#### PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).


The 20 pin end lead shoulder width is a vendor option, either half or full width.

1

# D (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### **8 PINS SHOWN**




NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012

14-PIN SHOWN




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

# PW (R-PDSO-G\*\*)

# 14 PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated